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Abstract
The purpose of this research work is providing new insights in the development
of voltage-controlled oscillator based analog-to-digital converters (VCO-based
ADCs). Time-encoding based ADCs have become of great interest to the de-
signer community due to the possibility of implementing mostly digital circuits,
which are well suited for current deep-submicron CMOS processes. Within this
topic, VCO-based ADCs are one of the most promising candidates.
VCO-based ADCs have typically been analyzed considering the output phase
of the oscillator as a state variable, similar to the state variables considered in ∆Σ
modulation loops. Although this assumption might take us to functional designs
(as verified by literature), it does not take into account neither the oscillation
parameters of the VCO nor the deterministic nature of quantization noise. To
overcome this issue, we propose an interpretation of these type of systems based
on the pulse frequency modulation (PFM) theory. This permits us to analytically
calculate the quantization noise, in terms of the working parameters of the system.
We also propose a linear model that applies to VCO-based systems. Thanks to
it, we can determine the different error processes involved in the digitization of
the input data, and the performance limitations which these processes direct to.
A generic model for any order open-loop VCO-based ADCs is made based on the
PFM theory. However, we will see that only the first-order case and a second-
order approximation can be implemented in practice. The PFM theory also
allows us to propose novel approaches to both single-stage and multistage VCO-
based architectures. We describe open-loop architectures such as VCO-based
architectures with digital precoding, PFM-based architectures that can be used
as efficient ADCs or MASH architectures with optimal noise-transfer-function
(NTF) zeros. We also make a first approach to the proposal and analysis of closed-
loop architectures. At the same time, we deal with one of the main limitations of
VCOs (especially those built with ring oscillators), which is the non-linear voltage-
to-frequency relation. In this document, we describe two techniques mitigate this
phenomenon.
Firstly, we propose to use a pulse width modulator in front of the VCO. This
way, there are only two possible oscillation states. Consequently, the oscillator
works linearly. To validate the proposed technique, an experimental prototype
was implemented in a 40-nm CMOS process. The chip showed noise problems
that degraded the expected resolution, but allowed us to verify that the potential
performance was close to the expected one. A potential signal-to-noise-distortion
ratio (SNDR) equal to 56 dB was achieved in 20 MHz bandwidth, consuming
2.15 mW with an occupied area equal to 0.03 mm2. In comparison to other
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equivalent systems, the proposed architecture is simpler, while keeping similar
power consumption and linearity properties.
Secondly, we used a pulse frequency modulator to implement a second ADC.
The proposed architecture is intrinsically linear and uses a digital delay line to
increase the resolution of the converter. One experimental prototype was imple-
mented in a 40-nm CMOS process using one of these architectures. Proper results
were measured from this prototype. These results allowed us to verify that the
PFM-based architecture could be used as an efficient ADC. The measured peak
SNDR was equal to 53 dB in 20 MHz bandwidth, consuming 3.5 mW with an
occupied area equal to 0.08 mm2. The architecture shows a great linearity, and
in comparison to related work, it consumes less power and occupies similar area.
In general, the theoretical analyses and the architectures proposed in the
document are not restricted to any application. Nevertheless, in the case of the
experimental chips, the specifications required for these converters were linked to
communication applications (e.g. VDSL, VDSL2, or even G.fast), which means
medium resolution (9-10 bits), high bandwidth (20 MHz), low power and low
area.
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Resumen
El propo´sito del trabajo presentado en este documento es aportar una nueva per-
spectiva para el disen˜o de convertidores analo´gico-digitales basados en osciladores
controlados por tensio´n. Los convertidores analo´gico-digitales con codificacio´n
temporal han llamado la atencio´n durante los u´ltimos an˜os de la comunidad de
disen˜adores debido a la posibilidad de implementarlos en su gran mayor´ıa con
circuitos digitales, los cuales son muy apropiados para los procesos de disen˜o
nanome´tricos. En este a´mbito, los convertidores analo´gico-digitales basados en
osciladores controlados por tensio´n son uno de los candidatos ma´s prometedores.
Los convertidores analo´gico-digitales basados en osciladores controlados por
tensio´n han sido t´ıpicamente analizados considerando que la fase del oscilador
es una variable de estado similar a las que se observan en los moduladores ∆Σ.
Aunque esta consideracio´n puede llevarnos a disen˜os funcionales (como se puede
apreciar en muchos art´ıculos de la literatura), en ella no se tiene en cuenta ni
los para´metros de oscilacio´n ni la naturaleza determin´ıstica del ruido de cuan-
tificacio´n. Para solventar esta cuestio´n, en este documento se propone una in-
terpretacio´n alternativa de este tipo de sistemas haciendo uso de la teor´ıa de
la modulacio´n por frecuencia de pulsos. Esto nos permite calcular de forma
anal´ıtica las ecuaciones que modelan el ruido de cuantificacio´n en funcio´n de los
para´metros de oscilacio´n. Se propone tambie´n un modelo lineal para el ana´lisis de
convertidores analo´gico-digitales basados en osciladores controlados por tensio´n.
Este modelo permite determinar las diferentes fuentes de error que se producen
durante el proceso de digitalizacio´n de los datos de entrada y las limitaciones
que suponen. Un modelo gene´rico de convertidor de cualquier orden se propone
con la ayuda de este modelo. Sin embargo, solo los casos de primer orden y una
aproximacio´n al caso de segundo orden se pueden implementar en la pra´ctica.
La teor´ıa de la modulacio´n por frecuencia de pulsos tambie´n permite nuevas per-
spectivas para la propuesta y el ana´lisis tanto de arquitecturas de una sola etapa
como de arquitecturas de varias etapas constru´ıdas con osciladores controlados
por tensio´n. Se proponen y se describen arquitecturas en lazo abierto como son
las basadas en osciladores controlador por tensio´n con moduladores digitales en
la etapa de entrada, moduladores por frecuencia de pulsos que se utilizan como
convertidores analo´gico-digitales eficientes o arquitecturas en cascada en las que
se optimizan la distribucio´n de los ceros en la funcio´n de transferencia del ruido.
Tambie´n se realiza una aproximacio´n a la propuesta y el ana´lisis de arquitecturas
en lazo cerrado. Al mismo tiempo, se aborda una de las problema´ticas ma´s im-
portantes de los osciladores controlados por tensio´n (especialmente en aquellos
implementados mediante osciladores en anillo): la relacio´n tensio´n-frecuencia no
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lineal que presentan este tipo de circuitos. En el documento, se describen dos
te´cnicas cuyo objetivo es mitigar esta limitacio´n.
La primera te´cnica de correccio´n se basa en el uso de un modulador por
ancho de pulsos antes del oscilador controlado por tensio´n. De esta forma, solo
existen dos estados de oscilacio´n en el oscilador, se trabaja de forma lineal y
no se genera distorsio´n en los datos de salida. La te´cnica se propone de forma
teo´rica haciendo uso de la teor´ıa desarrollada previamente. Para llevar a cabo
la validacio´n de la propuesta teo´rica se fabrico´ un prototipo experimental en un
proceso CMOS de 40-nm. El chip mostro´ problemas de ruido que limitaban la
resolucio´n, sin embargo, nos permitio´ verificar que la resolucio´n ideal que se podr´ıa
haber obtenido estaba muy cercana a la resolucio´n esperada. Se obtuvo una
potencial relacio´n sen˜al-(ruido-distorsio´n) igual a 56 dB en 20 MHz de ancho de
banda, un consumo de 2.15 mW y un a´rea igual a 0.03 mm2. En comparacio´n con
sistemas equivalentes, la arquitectura propuesta es ma´s simple al mismo tiempo
que se mantiene el consumo as´ı como la linealidad.
A continuacio´n, se propone la implementacio´n de un convertidor analo´gico-
digital mediante un modulador por frecuencia de pulsos. La arquitectura prop-
uesta es intr´ınsicamente lineal y hace uso de una l´ınea de retraso digital con
el fin de mejorar la resolucio´n del convertidor. Como parte del trabajo experi-
mental, se fabrico´ otro chip en tecnolog´ıa CMOS de 40 nm con dicha arquitec-
tura, de la que se obtuvieron resultados notables. Estos resultados permitieron
verificar que la arquitectura propuesta, en efecto, pod´ıa emplearse como con-
vertidor analo´gico-digital eficiente. La arquitectura consigue una relacio´n real
sen˜al-(ruido-distorsio´n) igual a 53 dB en 20 MHz de ancho de banda, un consumo
de 3.5 mW y un a´rea igual a 0.08 mm2. Se obtiene una gran linealidad y, en
comparacio´n con arquitecturas equivalentes, el consumo es menor mientras que
el a´rea ocupada se mantiene similar.
En general, las aportaciones propuestas en este documento se pueden aplicar a
cualquier tipo de aplicacio´n, independientemente de los requisitos de resolucio´n,
ancho de banda, consumo u a´rea. Sin embargo, en el caso de los prototipos
fabricados, las especificaciones se relacionan con el a´mbito de las comunicaciones
(VDSL, VDSL2, o incluso G.fast), en donde se requiere una resolucio´n media
(9-10 bits), alto ancho de banda (20 MHz), manteniendo bajo consumo y baja
a´rea ocupada.
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Chapter 1
Introduction
1.1 Context and motivation
Nowadays, we live in an interconnected world, characterized by fast communica-
tions that allows us to know about what is happening on the other side of the
planet just in a second. Actions like taking our cell-phone and checking whether it
will rain tomorrow in the town where we live, have become common actions that
we usually perform many times during a day. This action, which might appear
to be very simple, involves several actors that must work correctly to provide us
a proper answer. Just to summarize, we need a weather station located at some
point of the town to collect data from the environment; a mathematical model
to foresee the upcoming weather, an online server to store the weather forecast
data and make them available for the users, and a device to access the server and
show the weather forecast to the user. If we distinguish between two type of data:
analog data and digital data, there will be several conversions from one type to
the other type, and vice versa. Firstly, the data collected from the environment
are analog. Then, the data must be converted into digital data if we want them
to be processed and stored on a computer. When processed and stored, these
data must travel to the device of the user within an analog channel. Finally, it
is in the user device where the last analog-to-digital conversion is made. As can
be observed, in this simple action, analog-to-digital conversion is required, which
makes analog-to-digital converters (ADCs) absolutely required devices in current
society. This is only an example, however, analog-to-digital conversion emerges
in many of the typical actions we perform in our routine, such as browsing on
the Internet, taking a photo, checking our position in the GPS or going to the
hospital for a chest X-ray [1]. Consequently, we require ADCs that work fine.
Nevertheless, this is not the only requirement. Currently, new communication
protocols [2–4] demand high speed communication links, which requires of high
speed ADCs. We all know that, due to the complexity of the current cell-phones,
battery life is low. Increasing battery life is essential to provide to the user longer
autonomy. Then, we will also need of low-power ADCs. In addition, we also live
in the world of “minituarization”, which is featured by the requirement of manu-
facturing everything as small as possible [5] and by the very well-known Moore’s
law [6]. Taking all of these considerations into account, we can conclude that
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current society needs high speed, low power and low area ADCs. The resolution
will be determined by the application [7]. This requires of a continuous process
of proposal, development and enhancement of ADCs in the context of the mixed
signal microelectronics.
In the first decade of the current century, the manufacturing of ADCs was
made over 0.35 µm and 0.12 µm CMOS processes. Due to the size of transistors
and the high supply voltage (between 1.8 V and 3.3 V), the design of high speed
and high gain opamps and transconductors was affordable, achieving suitable
noise level for different applications [8–14]. Nevertheless, this changed with the
development of new deep-submicron CMOS processes (below 65 nm). On the one
side, these processes are supplied to voltages below 1.2 V, which reduces voltage
headroom of transistors. As threshold voltage has not been reduced at the same
ratio of supply voltage, the number of transistors that can be placed in stack
configuration is more limited. On the other side, the gain of transistors is reduced
and noise and mismatch issues get worse [15–17]. Consequently, analog design
becomes more complicated and challenging. In contrast to analog design, digital
design takes benefit from deep-submicron processes. The smaller the process we
are dealing with, the higher the speed and the lower the area and the power
consumption. This takes us to think that the implementation of “more digital”
ADC designs is required to fit with the specifications of new CMOS processes.
Typically, amplitude encoding was used to make the analog-to-digital conversion,
as, for instance, in flash converters [18–20]. However, this technique is not a good
choice when using low supply voltage and designing “more digital” architectures.
One promising solution is the encoding of the input signal in time events, which
is called time encoding [21, 22]. Time encoding is based on the encoding of
the information of a signal into time parameters using the propagation delay
of a digital inverter [23] or the oscillation frequency of an oscillator [24]. The
maximum resolution achieved using this technique is defined by the minimum
time delay of a CMOS gate. As the speed of a CMOS gate increases as the size
of transistors decreases, time encoding takes benefit from the scaling process of
CMOS design technologies. Within these topics, voltage-controlled oscillators
(VCOs) are one of the options that might be exploited.
The research work described in this document is focused on the use of VCOs to
implement time encoded ADCs. Firstly, we will provide our point of view about
how the study of VCO-based systems can be tackled. Secondly, we will propose
new implementation approaches derived from the analysis of them. Finally, we
will describe some experimental results of the chips manufactured to prove the
proposed theory. To be more specific, the implemented designs are specially
oriented to accomplish with the requirements of new communication protocols.
1.2 Scope of the dissertation
The goal of the research is providing new insight in the development of VCO-
based ADCs, both from a theoretical point of view and from a practical point of
view.
From a theoretical point of view, the thesis proposes a new way of analyzing
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VCO-based ADCs. The goal is understanding all the processes involved in the
analog-to-digital conversion, proposing new VCO-based architectures, techniques
to mitigate non-linear VCO’s voltage-to-frequency conversion, providing an al-
ternative vision of architectures already analyzed in the literature and obtaining
analytical performance equations.
From a practical point of view, we implemented two chips in collaboration with
the company Intel Austria GmbH in 40-nm CMOS processes. We worked along
with this company in the development of ADCs for communication applications.
The requirements for these devices were a medium resolution (around 9-10 bits)
and high bandwidth (20 MHz) ADC with low power and low area, implemented
with mostly digital architectures.
More specifically, the goals of this work are the following:
• Proposing a new approach to the study of VCO-based ADCs making use
of the pulse frequency modulation theory. This will allow us to propose a
generic order VCO-based system. All the error processes involved in the
conversion will be known, being capable of establishing performance limits
for these structures.
• Deriving new structures from this new approach and providing new insights
to already known structures. At this point we will deal with a large amount
of different structures: open-loop and closed-loop configurations or single
stage and multistage structures.
• Obtaining performance equations of these systems.
• Dealing with the non-linearity of VCOs and, based on the theory described
in the previous points, proposing new ways of mitigating (even correcting)
it.
• Validating the new techniques with experimental prototypes implemented
in 40-nm CMOS processes.
• Comparing the obtained results to equivalent published architectures in
terms of power, resolution, bandwidth and area.
1.3 Document outline
We have divided the document into three different parts. The first part describes
the theoretical analysis of VCO-based ADCs using a pulse frequency modula-
tion interpretation. The second part corresponds to the application of the theory
developed in the first part to the proposal and analysis of new VCO-based archi-
tectures. Finally, the third part describes the experimental results obtained from
two fabricated chips.
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Taking this into consideration, the outline of the document is the following:
Part I
Chapter 2 describes the basic notions required to get a good understanding
of the topics of the document. We will go from the general to the specific: from
the description of an ADC to the different types of ADCs and how a VCO can
be used to make an analog-to-digital conversion. All of these descriptions will be
supported by references to state-of-the-art chips that will help us to understand
the original content provided later on.
Chapter 3 deals with the first block of the dissertation. We propose a pulse
frequency modulation framework to analyze and design VCO-based ADCs. We
describe a generic model to study VCO-based architectures, the nature of the
errors involved in the digitization process and the equations that model these
systems. We also point out the new insights provided by this approach, not
provided by the conventional approaches.
Part II
In Chapter 4, we apply the pulse frequency modulation theory to the pro-
posal and analysis of new single stage architectures. We specially focus on open-
loop structures, but we also make a first approach to closed-loop ones. VCO-based
architectures with digital precoding are described, along with pulse frequency
modulators used as ADCs.
Chapter 5 concentrates on multistage noise shaping architectures. We apply
the pulse frequency modulation interpretation to provide our particular vision of
these systems. On the other hand, we propose a technique to optimize the noise-
transfer-function zeros in low-pass architectures. Finally, a brief description of
how multistage architectures can be built with digitally precoded VCOs is made.
Part III
Chapter 6 and Chapter 7 describe the experimental results of the disserta-
tion, with two prototypes implemented in 40-nm CMOS processes. Whereas the
chip of Chapter 6 is a VCO-based ADC with a pulse width modulator in front
of the oscillator, the chip of Chapter 7 is a multibit pulse frequency modulator
with good linearity properties.
Part IV
Finally, Chapter 8 concludes the document and provides some guidelines
about how the work presented in this document may be extended in the future.
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Chapter 2
VCO-based ADCs: From the
general to the specific
2.1 Analog-to-digital conversion
Electronics could be defined as the science dealing with the control of the flow
of electrical charges in a “smart” way. Currently, electronics is present within
our daily life. Listening to music, making the laundry or browsing on the Inter-
net would become impossible activities without electronics. We can distinguish
between two important branches in electronics: analog electronics and digital
electronics. Whereas analog electronics deals with physical magnitudes measured
and represented by continuous variables, digital electronics deals with binary
magnitudes. These branches are not independent of each other. It is sometimes
interesting to go from the analog domain to the digital domain, and vice versa.
In this document, we are specially interested on the analog-to-digital sense of the
flow.
The electronics device that makes the analog-to-digital conversion is named
analog-to-digital converter (ADC). Although there are several types of ADCs, a
first approach to understand the generic ADC architecture can be made if we
consider the diagram block of Fig. 2.1. This diagram is composed of several
blocks. Firstly, we have an anti-aliasing filter. The purpose of the anti-aliasing
filter is removing any high-frequency component in the input signal x(t) in order
to avoid aliasing when sampling. It is typically a low-pass filter. Then, we
have a sample and hold (S&H) circuit. Its purpose is holding the value of the
analog signal to allow the quantization process when discrete time circuits are
used. Hereafter, we have the quantizer block, whose goal is making the analog-
to-digital conversion, i.e. assigning a binary value to the continuous value coming
from the S&H. Quantization process usually involves sampling afterwards, with
a certain sampling frequency (fs). Finally, after the quantization process, the
output data must be digitally processed to prepare them for their later use. If
the ADC output data are oversampled, one of the digital operations to perform
is the decimation. The decimation is needed to decrease the sampling rate of the
output data to the Nyquist rate. The diagram of Fig.2.1 is generic and all the
blocks do not have to be strictly present in all the possible ADC architectures.
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x(t)
Anti-aliasing ﬁlter Sample & hold Quantizer
and sampling
Digital encoding
xLP(t) xSH(t) y[n] yD[n]
fs
Figure 2.1: Generic ADC diagram block.
Nevertheless, it is a good way to understand all the processes involved in an
analog-to-digital conversion.
Depending on the taken view, we can classify the ADCs in different ways.
For instance, if we look at the nature of the input signal of the quantizer, this
signal can be a continuous wave (with no S&H) or a discrete value hold for a
period of time (with S&H). Accordingly, we will distinguish between continuous
and discrete time ADCs, respectively. Furthermore, if we take into account the
relationship between the bandwidth (BW), which is the band of interest of the
converter, and the fs, we will distinguish between two types of ADCs. Firstly,
those in which the following expression will be accomplished:
fs = 2 · BW. (2.1)
They are called Nyquist converters. Examples of Nyquist converters are flash,
pipeline or succesive approximation ADCs [25].
Secondly, there will be converters in which fs is higher than twice the BW:
fs > 2 · BW (2.2)
These converters are called oversampled converters, such as ∆Σ-modulation based
ADCs [26]. The practical advantage of oversampled ADCs is that they are able
to provide much higher resolution than Nyquist converters. To understand the
fundamentals of this affirmation, we need to know basic foundations about quan-
tization theory. These foundations are described below.
The quantization process can be defined as the correspondence of a real valued
number (which is, in our case, the instantaneous value of an analog signal) to a
set of discrete values (in our case, a digital signal). Fig. 2.2 shows an example of
the transfer curve for a 3-bit quantizer. Considering a dimensionless input analog
signal that takes values between -0.5 and 0.5, these values will be assigned to eight
possible digital codes according to the transfer curve of Fig.2.21. If we supposed
an ideal analog-to-digital conversion with a set of infinite digital possible codes in
the output, the transfer curve would follow the dashed line of Fig.2.2. However,
the number of available digital values is limited in reality, so any analog-to-
digital conversion always implies an error in the conversion. This error is named
quantization error. In the particular case of Fig.2.2, the quantization error can be
represented as a triangular wave with values between −VLSB/2 and VLSB/2, with
1Note that for values tending to 0.5, we will need an extra bit according to Fig. 2.2. For the
moment, we will assume that we have that extra bit. In practice there is no extra bit and it is
said that the quantizer is overloaded.
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Figure 2.2: Transfer function of a 3-bit quantizer.
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quantization error, q(t)
  VLSB/2
+xSH(t) y(t)
q(t)quantizer
(a) (b)
 -VLSB/2
0
-0.125-0.25-0.375-0.50
Figure 2.3: (a) Quantization error associated to the quantizer of Fig. 2.2, and (b)
linear model of the quantization process.
VLSB (least-significant bit (LSB)) being the equivalent analog voltage difference
between one digital word and the next one. VLSB follows:
VLSB =
xSH,max − xSH,min
2N
=
0.5− (−0.5)
2N
=
1
2N
, (2.3)
where N is the number of bits of the quantizer. In our particular case, N = 3,
so that VLSB = 0.125. The quantization error signal is plotted in Fig.2.3(a) in
function of the analog input signal [27, 28]. The reader might have noticed that
the quantization process can be considered a linear operation in which an analog
error signal q(t) is added to the input signal of the quantizer xSH(t) to generate
the quantized output signal y(t). This equivalence is shown in Fig. 2.3(b).
If we could estimate the power of the quantization error q(t), we would be
able to calculate the signal-to-quantization-noise ratio (SQNR) and, as there is
9
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no distortion, also the SNDR 2. As was shown in Fig. 2.3(a), q(t) depends on
xSH(t). Therefore, it is a deterministic signal and we can calculate its root mean
square (RMS) voltage. This value will be defined as follows:
V rmsq =
1√
12
· 1
2N
. (2.4)
Nevertheless, the waveform of q(t) depicted in Fig. 2.3(a) will only show that
shape if xSH(t) is a ramp signal that goes from -0.5 to 0.5. In a general case, the
input signal of the quantizer usually has no periodic pattern and the relationship
between it and the quantization error is not always so clear than in Fig. 2.3.
Consequently, to deal with a more generic case, it is typically assumed that the
quantization error does not depend on the input quantizer signal and is a random
signal with value range between −VLSB/2 and VLSB/2. If we suppose this, V rmsq
will remain as in (2.4) [25].
We also suppose that xSH(t) is a sinusoidal wave with frequency fx, as is
usually done for ADCs analyses:
xSH(t) = 0.5 sin(2pifxt), (2.5)
where:
V rmsxSH =
√
2
4
. (2.6)
(2.7)
Now, the SNDR can be calculated as:
SNDR = 20 log10
V rmsxSH
V rmsq
= 6.02N + 1.76. (2.8)
Equation (2.8) gives us the best possible SNDR for a certain ADC with an N -bit
quantizer. It should be noted that (2.8) was calculated for an input signal with
the highest amplitude possible. If we decrease the amplitude of the input signal,
it is obvious that the power of the input signal will also decrease; however, the
power of the quantization error will remain (remember that we had supposed
that the quantization error did not depend on the input signal). Consequently,
the SNDR will decrease too.
As q(t) is assumed to be a random signal, the spectral power density will be
uniformly distributed in the spectral range between -fs/2 and fs/2 when sampling
in the ADC. As a result, the power of the quantization noise can be represented
as in Fig. 2.4. The power of q(t) (Pq) is calculated as follows:
2The SQNR is the ratio between the power of xSH(t) and the power of q(t). When making
ADC performance measurements, we usually use the term SNDR, which is the ratio between
the power of the input signal and the power of the quantization noise plus the distortion. With
the goal of keeping always the same nomenclature (especially in the following chapters), we
will use the term SNDR instead of the term SQNR. However, in this section, as there is no
distortion, using the SNDR is similar to use the SQNR.
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power spectral density
f
kV
integrated noise within BW
fs/2-fs/2 BW-BW
Figure 2.4: Quantization noise power spectral density between −fs/2 and fs/2.
Pq =
∫ fs
2
− fs
2
k2V · df = k2V · fs =
1
12
(
1
2N
)2
,
kV =
1√
12
· 1
2N
· 1√
fs
, (2.9)
where kv is the power at each frequency of the spectrum. Note that, in the
case of dealing with Nyquist converters, BW = fs/2 and all the power between
−fs/2 and fs/2 is integrated when calculating Pq, leading to (2.8). Therefore,
(2.8) only applies to Nyquist converters. The equivalent equation for oversampled
converters is a little bit different.
If we observe Fig. 2.4, we might realize why oversampling converters are able to
provide us higher SNDR than Nyquist converters for a certain N value. Whereas
the BW is equal to fs/2 for a Nyquist converter as stated above, the BW is
much lower than fs/2 in an oversampled converter, so that only a part of the
quantization error power is integrated within the BW (as shown in Fig. 2.4).
For an oversampled converter, the RMS voltage of the quantization error is now
expressed as:
V rmsq =
1√
12 ·OSR ·
1
2N
, (2.10)
where the oversampling ratio (OSR) is defined as follows:
OSR =
fs
2 · BW . (2.11)
The OSR establishes the ratio between the sampling frequency fs and the BW.
It is a very common parameter used when dealing with oversampled converters.
If we suppose the same input signal as in (2.5), the SNDR will be defined as:
SNDR = 6.02N + 1.76 + 10 log10OSR, (2.12)
where it is clearly visible the resolution improvement due to the oversampling.
This is the main difference between Nyquist and oversampled converters.
However, oversampled converters do not take only advantage of oversampling.
They often filter the quantization noise in an attempt to reduce the power of the
noise that falls into the band of interest. This technique is named ∆Σ modulation
and the converters which perform it are named ∆Σ modulators [26,29–31]. They
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Figure 2.5: (a) The simplest way of building a continuous-time ∆Σ modulator,
and (b) the equivalent linear model.
often shape the quantization noise by high-pass filtering, letting the resolution
of the converter become even higher. As far as the ADCs we propose in this
document make use of this technique, we will focus on the fundamentals of ∆Σ
modulation in the next section.
2.2 ∆Σ modulation
In the previous section, we have seen that the sampling frequency in oversampled
converters is higher than 2·BW in order to improve the resolution of the con-
verter. Oversampled converters often perform a technique called ∆Σ modulation
to enhance the resolution even more. ∆Σ modulation can be applied to either
discrete or continuous systems. The work described in this document is focused
on continuous-time systems, that’s why we will explain ∆Σ modulation from a
continuous-time point of view. However, if we dealt with discrete systems the
explanations would remain valid and would be quite similar.
The simplest architecture for a continuous-time ∆Σ modulator is depicted in
Fig 2.5(a). It is composed of an integrator, a N-bit quantizer and a negative
feedback path that goes from the output of the quantizer y[n] to the input signal
x(t) through a digital-to-analog converter (DAC). If we consider the Laplace
representation of an integrator, a zero-order hold (ZOH) in the feedback path,
and the linear model of a quantizer, shown in the previous section, Fig. 2.5(a)
will turn into Fig. 2.5(b). If we calculate the expression for Y ∗(s) and make use
of the properties of the starred operator (*) [32], Y ∗(s) will be defined as3:
Y ∗(s) ≈ STF(z) ·X∗(s) + NTF(z) ·Q∗(s) =
X∗(s) +
(
1− z−1) ·Q∗(s), (2.13)
where z = esTs , with the sampling period (Ts).
On the one hand, the signal transfer function (STF) is a unitary gain, this
means that X(s) will get through the system with no changes and it will appear
in Y ∗(s) as it is. On the other hand, the noise transfer function (NTF) filters the
quantization error with a high-pass filter. Considering Q(s) as white noise, the
3The impulse-invariant discretization method was used to estimate this equation, that’s the
reason why (2.13) is an approximation. To keep a proper approximation, we always suppose
that we are dealing with high OSR. Furthermore, all the gains were normalized to one.
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power of the quantization error will be attenuated at low frequencies. If we deal
with a low pass ADCs, as here, the resolution of the converter will be improved.
To estimate a new expression for the SNDR, firstly, we take the NTF and go
from the discrete domain to the continuous domain with the equivalence between
z and s variables defined previously:
NTF(s) = 2 sin
(
pi
f
fs
)
, f ∈ [0, fs/2] . (2.14)
Secondly, we will calculate the power of the quantization noise in BW:
Pq =
∫ BW
−BW
1
12fs
(
1
2N
)2
· 4 sin2
(
pi
f
fs
)
df. (2.15)
If fs  BW, (2.15) can be approximated to:
Pq =
pi2
36
(
1
2N
)2
1
OSR3
. (2.16)
Finally, keeping the similar power for the input signal as above, the SNDR will
be defined as:
SNDR = 6.02N + 1.76− 5.17 + 30 log10 OSR. (2.17)
It can be checked that (2.17) takes us to higher SNDR than (2.8) for OSR1.
The architecture of Fig. 2.5 depicts the conventional first-order continuous-
time ∆Σ modulator, which is the simplest one. Nevertheless, this architecture
can be turned into more complex architectures with improved resolution. For
instance, the architecture of Fig. 2.6 is a second-order continuous-time ∆Σ mod-
ulator. The NTF for this architecture is a second-order high-pass filter, which
implies that the in-band quantization noise is more attenuated than in the first-
order architecture. Consequently, the resolution will be enhanced even more.
Following the same approach as before, an equation for the SNDR can be also
estimated for the second-order case:
SNDR = 6.02N + 1.76− 12.90 + 50 log10 OSR. (2.18)
One important advantage of continuous-time ∆Σ modulators over discrete-
time ones is the inherent anti-aliasing filter they have. Fig. 2.7 shows the di-
agram for a first-order discrete-time ∆Σ modulator. The transfer functions of
this system are exactly (not approximated) what is stated by (2.13). As can
be observed, the sampler in this system is placed before the ∆Σ loop (actually,
this sampler works as the S&H circuit of Fig. 2.1). Therefore, high frequency
components of X(s) must be filtered previously if we want them not to fall into
the band of interest. Unlike in the discrete-time case, in the continuous-time
case (Fig. 2.5(b)), we have a low-pass filter before the sampling. Consequently,
high frequency components of X(s) will be attenuated. This can be extended to
all the continuous-time ∆Σ architectures. Due to this, it is typically said that
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Figure 2.6: Second-order continuous-time ∆Σ modulator architecture.
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Figure 2.7: First-order discrete-time ∆Σ modulator.
continuous-time ∆Σ modulators have an inherent anti-aliasing filter that might
make the anti-aliasing filter of Fig. 2.1 unnecessary.
The architectures proposed in this document have similar performance as ∆Σ
modulators in terms of spectral shaping. However, we used VCOs to get that
performance, instead of using conventional integrators included into a ∆Σ loop.
Next, we will talk about the VCOs and how they can be used to build a noise-
shaped oversampled analog-to-digital conversion.
2.3 VCO-based ADCs
The conventional structure of a ∆Σ modulator was presented in the previous
section. Mainly, it was explained that the ∆Σ loop shapes the quantization noise
to reduce the in-band power. A similar spectral performance can be achieved
through the use of VCOs in several types of architectures.
A VCO is a circuit that generates an oscillating signal whose oscillation fre-
quency depends linearly on the input voltage x(t). In this document, we will
focus on VCOs with digital output signal. This means that the output signal will
be always a 50% duty cycle square signal. The output oscillation frequency (fosc)
can be expressed as:
fosc(t) = fo +KVCO · x(t), KVCO ≤ fo, (2.19)
where we can distinguish between a rest oscillation frequency (fo) term and a
VCO gain (KVCO) term. The input signal x(t) is considered dimensionless and
belonged to the range [-1,1].
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Figure 2.8: (a) Opamp-based integrator, and (b) transconductance-based inte-
grator.
2.3.1 VCO-based integrator
One of the main components in every ∆Σ modulator architecture is the integrator
(Fig. 2.6). There are many different ways to implement an integrator, however,
not all of them are suitable for all the possible situations. Typically, an analog
integrator can be implemented through two ways: using an opamp-based integra-
tor (Fig. 2.8(a)) or a transconductance-based integrator (Fig. 2.8(b)) [33–35]. As
can be observed, both of them require analog circuits. The recent development
of nanometer CMOS processes has led to major challengues in analog design. On
the one hand, narrow-length devices show a high amount of non-desired effects
(i.e. hot carrier injection, leakage and mobility effects, etc.) [17]. On the other
hand, the threshold voltage has not been reduced at the same rate as the supply
voltage. Consequently, transistor voltage headroom is lower and the number of
transistors that can be stuck in series is very limited. As a result, analog de-
sign becomes difficult. In the opposite situation, digital circuits benefit from this
scaling process in terms of area, speed and power consumption. Digital designs
are less sensitive to transistor non-desired effects, mismatch phenomena and tem-
perature, which makes them suitable for nanometer architectures [36]. Against
this background, the current trend is towards replacing analog architectures by
digital ones as far as possible.
If we take this fact into consideration when designing ∆Σ modulators, we
should look for a way of implementing digital versions of integrators. At this
point, VCOs come into play. If we observe (2.19) and we keep in mind that the
phase of a signal is the integral of its frequency, we will get:
θ(t) = 2pi
∫ t
0
fosc(τ)dτ =
2pifot+ 2piKVCO
∫ t
0
x(τ)dτ, (2.20)
where θ(t) is the phase of the VCO output. We notice that, if we consider the
output of the VCO as the phase of the output signal, we will deal with an in-
tegrator. In addition, we see that there are no limitations due to components
requirements such as the gain of the operational amplifier in opamp-based inte-
grators. Here, if the VCO accomplishes with (2.20), we will have an infinite gain
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...
x(t)
Figure 2.9: Conventional diagram of a ring oscillator.
integrator. Then, using VCOs as integrators looks a potential solution to replace
conventional analog integrators.
2.3.2 A digital VCO: the ring oscillator
There are several ways of building VCOs [37–39]. However, we are interested
on those that can be implemented with digital circuits to take benefit from the
features of new deep-submicron CMOS processes. Due to its digital nature, ring
oscillator based VCOs have attracted the interest of the designer community for
the last years [24].
A ring oscillator is composed of an odd number of time delay taps connected
in a ring configuration. The time delayed by each tap depends on the input of
the ring oscillator, so that if we observe the output signal of any tap, we will
see an oscillating signal whose oscillation frequency depends on the input signal.
Fig. 2.9 shows the simplest circuit for a ring oscillator. The oscillation frequency
of the ring oscillator is defined as follows:
fosc,ring(t) =
1
2NTd,tap(t)
, (2.21)
where N is the number of taps and Td,tap(t) is the instantaneous delay of each
tap. As Td,tap(t) directly depends on the input signal x(t), fosc, ring(t) will depend
on x(t) as well.
The difference between the various ring oscillators relies on how the delay tap
is implemented [39–41] and how the time delayed is controlled.
2.3.3 VCO-based configurations
On the one hand, we have seen that a VCO is able to work as a phase integrator,
so that it could be incorporated into ∆Σ architectures that were previously built
with the analog architectures shown in Fig. 2.8. On the other hand, we have
described how a digital VCO, which are well-suited for current deep-submicron
CMOS processes, can be implemented with ring oscillators. Our next step is
describing how to build ADCs architectures with VCOs and, especially, with ring
oscillators.
There are two kinds of VCO-based configurations: open-loop and closed-loop
configurations. Both of these type of configurations will be described next.
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Figure 2.10: (a) Open-loop configuration VCO-based ADC, (b) linear model of
the system, and (c) conventional architecture built with flip-flops and XOR gate.
2.3.3.1 Open-loop configuration
The simplest open-loop ADC that may be built with a VCO is depicted in
Fig. 2.10(a). In this configuration, the input signal x(t) is directly connected
to the VCO. The VCO generates a square digital signal w(t) with an oscillation
frequency that follows (2.19). Then, w(t) is sampled and finally is first differ-
entiated to get the output data y[n]. If we take into consideration that a VCO
is a phase integrator and we omit the term fo, we can build the linear model of
Fig. 2.10(b) for the architecture of Fig. 2.10(a)4 Here, the VCO works both as an
integrator and as a quantizer because the output of the VCO is already a digital
signal. Signal Y ∗(s) can be expressed as follows:
Y ∗(s) = 2piKVCO
(
1− e−sTs
s
X(s)
)∗
+ (1− z−1)Q∗(s), (2.22)
where Q∗(s) represents the quantization error of the analog-to-digital conversion
that takes place in the VCO. Supposing that fx << fs:
Y ∗(s) ≈ 2piKVCOX∗(s) + (1− z−1)Q∗(s), (2.23)
4In this equivalence we have omitted the term fo in order to simplify the explanation and
the used model. This term represents an offset term that does not modulate the input signal,
so it can be removed from the explanation without any loss of generality.
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Figure 2.11: Second-order continuous-time ∆Σ modulator with a VCO working
as the last integrator and the quantizer.
As can be observed, in terms of the noise, (2.23) is similar to (2.13). Consequently,
from a spectral point of view, this architecture is equivalent to a first-order ∆Σ
modulator [41–43].
In practice, this architecture is typically implemented as shown in Fig. 2.10(c),
which is composed of the VCO and two flip-flops connected in cascade followed
by a XOR gate, which makes the first difference [41].5
2.3.3.2 Closed-loop configuration
In the previous section, we used a VCO to build a first-order noise-shaped archi-
tecture equivalent to a ∆Σ modulator. Nevertheless, it has a different structure
as conventional ∆Σ modulators. VCOs can be also used instead of conventional
integrators in ∆Σ architectures in order to build high-order noise-shaped archi-
tectures. There are several examples of these type of architectures in the litera-
ture [44–50]. To illustrate how these architectures are implemented we could, for
instance, replace the second integrator and the quantizer of Fig. 2.6 by a VCO
as shown in Fig.2.11. This is what was done in [44]. However, not only the last
integrator can be replaced. In [47], how to build generic order ∆Σ modulators
with only VCO-based integrators was described.
2.3.4 VCO non-linearity
So far, we have seen that VCOs allows us to build architectures with the same
performance as ∆Σ modulators. Due to the digital nature of ring oscillator
based VCOs, it seems to be a good choice when implementing ADCs with deep-
submicron processes. However, some VCO’s limitations may degrade severely the
5Note that, when going from Fig. 2.10(a) to Fig. 2.10(b), we have omitted the absolute value
operation in the first difference. This can be assumed if we only consider the rising edges of
the VCO output signal to demodulate the output data. Then, a “strict” matching between
Fig. 2.10(a) and Fig. 2.10(b) implies that the oscillation frequency of the equivalent VCO of
Fig. 2.10 is twice the oscillation frequency of the VCO of Fig. 2.10(a). At the moment, we
suppose that this phenomenon is included into the term KVCO of Fig. 2.10(b).
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Figure 2.12: VCO linearity correction by means of digital post-processing.
performance of the converter.
The main limitation of VCOs is the non-linear voltage-to-frequency transfer
function of the VCO. This phenomenon limits the resolution that can be obtained
from a VCO-based ADC due to the distortion that will appear in-band. If we
work with high-amplitude signals (≥ 100 mV), for SNDRs higher than 45 dB it
will be strictly necessary to add some kind of distortion compensation method.
Otherwise, distortion will degrade completely the expected converter resolution.
Several attempts have been made to overcome this issue. Next, we will de-
scribe the most relevant methods:
2.3.4.1 Digital calibration
One of the most popular methods to compensate the linearity of a VCO is to
place some digital logic in parallel to the ADC, with the purpose of digitally
correcting the distortion coming from the VCO [43,51–53].
In [43] we can find an example of this type of implementations. The archi-
tecture proposed in [43] follows the structure shown in Fig. 2.12. This idea is
based on the assumption that the distortion that comes from the VCO can be
estimated in a deterministic way. If the VCO distortion can be calculated and
we know what is the shape of this distortion regardless of the input signal of
the system, we will be able to remove it in the digital domain after sampling.
To estimate the distortion of the VCO, the signal path through the converter
is replicated. Then, the output of this replicated system is measured and the
distortion components are estimated through digital circuits (non-linearity coeffi-
cient calculator). When they are calculated, they are subtracted from the digital
output data y[n] to correct the non-linearity (non-linearity correction block) and
get the corrected output data ycorrected[n].
The advantage of this technique is that it allows us to highly compensate the
distortion of the VCO. For instance, in [43], the third harmonic distortion (HD3)
is reduced from -48.5 dB to -80 dB. However, there are three disadvantages.
Firstly, the system area is remarkably increased due to the compensation logic
required. The compensation logic is composed of a signal path replica (as large
as the converter signal path), and digital circuitry to calculate the distortion
coefficients and correct the output of the system. This means that the area
occupied might be doubled. Secondly, the required compensation logic supposes
the design of complex circuits. Finally, these circuits may increase the power
consumption of the system in an significant way.
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2.3.4.2 Digital precoding
Another way of correcting the VCO distortion is using a digital precoding block
before the VCO. If a digital signal is connected to the VCO, it will oscillate at
only two possible oscillation frequencies. Consequently, its performance will be
inherently linear. Typically, a pulse width modulation (PWM) block has been
used when this technique is considered to be implemented [54–57] but, in theory,
any type of digital modulation could be used [58]. Fig. 2.13 shows how the VCO-
based architecture looks when this technique is used.
The advantage of this solution is that it does not require large and complicate
digital circuitry as in the digital calibration. Here, “only” a digital modulator is
required. Nevertheless, the design of this modulator might become challenging if
we are dealing with high-frequency oscillating systems (as will be our case later
on) in terms of area, power and linearity. In addition, digital modulation is not
free and adds modulation components within the spectrum of the input signal,
which will degrade the performance of the converter if we do not deal with them
properly.
2.3.4.3 Residue canceling
It is well-known that the distortion generated by a VCO depends on the amplitude
of the VCO input signal. Therefore, we may think on reducing the amplitude of
the VCO input signal. Some attempts to fix the VCO distortion based on this
idea are [50,59–61]. The architectures described on these papers usually split up
the analog-to-digital conversion into two steps. Firstly, they make a first analog-
to-digital conversion through a coarse ADC that is not a VCO-based one, and
its output is subtracted from the input signal. Then, the result is introduced
into a VCO-based ADC to make the second analog-to-digital conversion. As the
output of the first ADC is a digitized version of the input signal, the result of
the subtraction is a low-amplitude signal, low enough to make the VCO work
in the linear region. Fig. 2.14 depicts the architecture proposed in [59], which
is a multistage noise-shaping (MASH) architecture. We will deal with MASH
architectures later on. As can be observed in the shaded area, a first quantization
is made, the quantized signal is subtracted from the input signal and the result
Vres(t) is injected into the VCO.
The main disadvantage of this technique is that it requires a large amount
of analog circuitry, which increases the complexity of the architecture, the power
consumption and the occupied area.
Based on the residue cancelling idea, one of the last techniques developed to
address the VCO non-linearity was published in [62]. In this paper, the coarse
20
2.4. Conclusion
x(t) +_
Coarse
quantizer DAC
VCO
fs
1-z-1
+
G
y[n]
Vres(t)
fs
Figure 2.14: Feeding the VCO to a low voltage input signal.
quantizer of Fig. 2.14 is replaced by a VCO-based quantizer. The input of the
coarse quantizer is high enough to generate distortion, however, if we regard the
different signal paths of the architecture, we will notice that this distortion terms
will be removed in the final sum that generates y[n].
2.3.4.4 Circuit-based solutions
Finally, some efforts to overcome the VCO non-linearity have made through
circuit-based proposals. If we focus on ring oscillators, the non-linearity comes
from the non-linear variation delay suffered by each delay tap when either the
supply voltage or the bias current changes. If this non-linear behavior is com-
pensated somehow, the ring oscillator will work linearly. For example, in [63],
the non-linearity is fixed through the tuning of the bias current of each CMOS
inverter that compose the ring oscillator. Another example is [47], where a resis-
tive divider is used to implement the inverse function of the voltage-to-frequency
transfer function of the ring oscillator.
The main disadvantage of this type of solutions is that its performance highly
depends on the manufacturing process (e.g. resistor variance) and the boundary
conditions (e.g. supply voltage and temperature).
2.4 Conclusion
We have provided the foundations of the analog-to-digital conversion from the
fundamental ideas to the specific ones, focused on oversampled ADCs imple-
mented with VCOs. We have explained why VCO-based ADCs have attracted
the interest of the designer community with the goal of replacing conventional
∆Σ modulators. The main reason for that is the possibility of implementing
VCOs with mostly digital circuits, very suitable for deep-submicron CMOS pro-
cesses. Finally, we have described one of the main drawbacks that limits the use
of VCOs to build ADCs when high resolution is required, which is the non-linear
voltage-to-frequency transfer function. The most significant ways to overcome
this limitation have been described too.
The research work presented in this document deals with the proposal, study,
design and implementation of VCO-based ADCs. This makes the knowledge of
the content described in this chapter very important to understand the topics
dealt in the following chapters.
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Chapter 3
Spectral analysis of VCO-based
ADCs based on pulse frequency
modulation
In this chapter, we will provide new theoretical knowledge about VCO-based ADC
spectral properties. The conventional analysis of VCO-based ADCs is based on
similar assumptions to those made to analyze ∆Σ modulators. On the one hand,
the VCO is seen as a phase integrator, which is somehow true. However, a VCO
is also a signal encoder. This means that modulation components might appear
at the output signal, making the integration “imperfect”. The conventional ap-
proach does not consider the existence of these modulation components, which,
in many cases, degrade the performance of the architecture. On the other hand,
it is assumed that quantization noise does not depend on the input signal, which
is not true [64, 65], and follows a white noise spectral distribution. Although it
has been proven that these assumptions are good enough to build functional ar-
chitectures for most of the cases, they are based on statistical assumptions that
may not fit properly with some implemented architectures under certain condi-
tions and may take us to unexpected results. Here, we will propose a new way
to analyze VCO-based ADCs providing analytical equations and without making
any statistical assumption.
We will show that a VCO can be analyzed using the equations that de-
scribe pulse frequency modulation (PFM) if some linear operations are taken
into account. We will start with the equations of PFM and will adapt them to
mathematically describe the output data of an open-loop VCO-based ADC. This
methodology will allow us to get wider knowledge about the spectral properties
of VCO-based ADCs and to know what is the effect of any of the working param-
eters in the performance of a converter (e.g. oscillation parameters). The PFM
theory will apply to generic order open-loop VCO-based ADCs. Although we will
see that only a few cases are implementable in practice, we will describe some
new architectures derived from this theory. The starting point of the content of
this dissertation was the equivalence between a first-order open-loop VCO-based
ADC and a pulse frequency modulator we noticed at the beginning of the research
period. Consequently, the amount of time we spent on studying the first order
case is larger than for the other cases, leading to further results. In particular, for
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the first order case, we also developed an algorithm to estimate the SNDR of this
architecture without the need of simulating behavioral models. This algorithm
applies to different architectures, both single phase and multiphase architectures
that will be described too.
This chapter is specially focused on theoretical approaches that will suppose
the key pillar of what will be presented among the whole document. In conse-
quence, the understanding of this chapter is critical to get a proper perception
of the content described in the following chapters. Although the content of this
chapter is particularly theoretical, some significant extensions to practical circuits
are also proposed. In addition, these new approaches allow us to analyze some
limitations of potential practical implementations, as will be shown.
3.1 An introduction to the analysis of a VCO
based on the pulse frequency modulation
theory
The starting point here is the architecture of Fig. 2.10(c), which is the simplest
way of implementing a first-order VCO-based ADC, and how this architecture
performs, in a first approach, similarly to the architecture of Fig. 2.5(a).
The initial analyses of VCO-based ADCs tried to explain the operation of
Fig. 2.10(c) with linear time-domain equations. In [41,66,67], to name a few, the
circuit of Fig. 2.10(c) was shown to behave as the continuous-time first-order ∆Σ
modulator shown in Fig. 2.5(a). The equivalence is based on considering the phase
of the oscillator θ(t) as the state variable of the integrator of Fig. 2.5(a). This
interpretation is restricted by the need to approximate the quantization error,
which is typically assumed to be white noise. Based on this model, VCO-based
ADCs were considered part of the ∆Σ ADC family and their description was as
accurate as the conventional ∆Σ theory (and hence restricted by the model of
the quantization error). Although the white noise model is useful to understand
practical circuits, it is obviously an approximation and does not explain the true
spectral structure of quantization noise or modulator stability. Several efforts
have been made to refine the white noise model [64, 68], but most of them still
use statistics. In [69, 70], an equivalence between a ∆Σ modulator and a FM
modulator was first identified. Building forth on [69], exact analytical expressions
for the output spectrum of a VCO-based ADC can be calculated. The key element
of this analysis is to model the VCO-based system as a PFM combined with a
sampler. This approach brings new insight, because the spectrum of a pulse
frequency modulated signal can be described by a trigonometric series [71]. This
gives us the opportunity to reformulate the description of VCO-based ADCs in an
analytical way and answer the questions left aside by conventional ∆Σ modulation
theory.
By the moment, our approach will be different from other works such as [45,
72–75], where the integrators in the loop filter of a continuous-time ∆Σ modulator
are replaced by VCO-based equivalents and therefore require a feedback loop.
Instead, we will concentrate on open loop architectures with no feedback around
24
3.2. Pulse frequency modulation: An alternative way to look at a VCO
x(t)
P(f)        Pulse
shaping ﬁlter
x(t)
PFM        Pulseshaping ﬁlter
fs
y[n]d(t) p(t)
       Generic
VCO-based ADC
y[n]
(a) (b)
Figure 3.1: Approach followed: from the (a) PFM + pulse shaping filter + sam-
pler architecture to a (b) generic order VCO-based ADC structure.
the VCOs [76] (later on, in Chapter 4, we will spend some time on making a first
approach to closed-loop VCO-based systems using the theory proposed here).
The approach that we will follow is depicted in Fig. 3.1. Based on the PFM
interpretation, we will propose a generic architecture of a VCO-based ADC which
consists of a pulse frequency modulator followed by a pulse shaping filter and a
sampler (Fig. 3.1(a)). The spectral characteristics of the pulse shaping filter will
permit to tailor the noise shaping of the VCO-based ADC (Fig. 3.1(b)). The well
known circuit of Fig. 2.10(c) will turn out to be a particular case of this generic
architecture, implementing first-order noise-shaping.
3.2 Pulse frequency modulation: An alternative
way to look at a VCO
In this section we will explain how a VCO can be used for the coding of a
continuous-time analog signal. For this purpose, we will show that there is a
strict equivalence between the VCO operation and pulse frequency modulation.
This is a modulation technique that encodes band-limited signals into a train of
Dirac delta impulses, where the information is encoded in the time position of
the impulses [69].
3.2.1 VCO – PFM Equivalence
Fig. 3.2 shows a VCO and the associated pulse frequency modulated signals. Here,
the input signal x(t) drives a VCO and generates the VCO output signal w(t).
Without loss of generality, we will assume that the input signal x(t) is bounded to
the interval [-1,1], band-limited to a finite bandwidth BW and dimensionless. We
will assume that the waveform w(t) is a square wave. The actual instantaneous
VCO frequency follows (2.19). When looking at the waveform w(t), we see that
all the information is contained in the edges of w(t). In our treatment we will
assume that only the rising edges are used1. We will also keep the same notations
1Note that the theory remains valid for circuits that use both the rising and the falling edges,
but in that case it is more convenient to work with an effective VCO frequency fosc,eff(t) which
equals twice the actual VCO frequency fosc,eff(t) = 2fosc(t). This is e.g. the case for the circuit
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VCO ᵟ(t)w(t) d(t)
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 edge
detector
Figure 3.2: VCO – PFM equivalence.
already defined in (2.19) for the oscillation parameters and in (2.20) for the phase
of the VCO. Note that the VCO gain (KVCO) in this model is a design parameter.
However, with our definition of the valid signal range, its value must be bounded
as indicated in (2.19). We will restrict x(t) to have zero mean for notational
convenience. This requirement does not pose any practical limitation because if
x(t) has a DC component, we can always modify fo to compensate the frequency
offset produced by the DC shift. The rising edges of w(t) represent the crossings of
θ(t) (the phase of w(t), equation (2.20)) over integer multiples of 2pi. Now, we will
generate the auxiliary signal d(t) composed of Dirac delta functions coincident
with the rising edges of w(t). For this purpose, we have added the conceptual
block “edge detector” to Fig. 3.2.Mathematically, this leads to:
d(t) =
∞∑
k=0
δ (t− tk) , ∀tk|θ(tk = 2pik), k = 0, 1, ... (3.1)
The signal d(t) is a pulse frequency modulated signal [77]. Clearly, d(t) is a
conceptual signal that cannot exist in reality. In practical applications, a pulse
frequency modulated signal could be approximated by a train of narrow square
pulses. Nevertheless, for our purposes, it is more convenient to build the argument
on the (theoretical) Dirac delta pulsed signal d(t).
For a sinusoidal input x(t), the signal d(t) can be expanded into a trigono-
metric series [71, 77]. It can be shown that d(t) contains modulation sidebands
at each multiple of the VCO rest frequency fo, similarly to a frequency modu-
lated signal. However, it also contains the actual signal x(t) in the baseband,
which is different from conventional frequency modulation (FM). If we consider
a sinusoidal input signal x(t):
x(t) = A · cos (2pifxt) , (3.2)
the signal d(t) can be expanded into a trigonometric series as follows [77]:
d(t) = fo +KVCO · x(t) +m(t),
m(t) = 2fo
∞∑
q=1
∞∑
r=−∞
Jr
(
q
AKVCO
fx
)(
1 +
rfx
qfo
)
cos (2pi (qfo + rfx) t) , (3.3)
where Jr is the r
th order Bessel function of the first kind. The expansion (3.3)
of Fig. 2.10(c)
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can also be represented in the frequency domain by its Fourier transform D(f):
D(f) = foδ(f) +
AKVCO
2
(δ(f + fx) + δ(f − fx)) +M(f)
M(f) = fo
∞∑
q=1
∞∑
r=−∞
Jr
(
q
AKVCO
fx
)(
1 +
rfx
qfo
)
(δ(f + (qfo + rfx)) + δ(f + (qfo − rfx))) (3.4)
According to (3.3) and (3.4), d(t) consists of a component which is linear with
respect to the input signal as well as modulation sidebands components around
each harmonic of the rest oscillation frequency fo. These modulation sidebands
components are denoted by the symbol m(t) (or the associate spectrum M(f)).
3.2.2 Discussion of the Modulation Spectra
Unfortunately the expression for m(t) (and M(f)) is not intuitive, because the
modulation tones depend in a complex way on the signal parameters (input signal
frequency as well as input amplitude). E.g. the sidebands are definitely not sym-
metrical around the central carrier and also they are not monotonically decaying.
However, in general, each modulation sideband roughly consists of a pronounced
central lobe and a tail that decays relatively rapidly. This is particularly the case
when the input signal frequency is small relative to the VCO rest frequency. This
situation is shown in Figs. 3.3(a) and (b), which show the calculated spectrum
of the first six sidebands for the case of a low input signal frequency fx=fo/1024
and two different values of the input amplitude. Although according to (3.4)
in principle, the sidebands around every harmonic of fo stretch infinitely, it is
clear from the figure that the bulk of every sideband’s energy is contained in the
central lobe which has a limited bandwidth. Moreover, if we denote the value of
this limited bandwidth for the qth as BWq, we found that the following empiric
relationship approximately holds:
BWq ≈ 2qAKVCO (3.5)
The corresponding value of the calculated sideband bandwidth is also added to
Fig. 3.3, and it is clear that it matches relatively well for this case of a low input
signal frequency fx=fo/1024. As the equation indicates, the higher sidebands
become wider, which has the consequence that the spectra of these higher order
sidebands (e.g. for q ≥ 4 in Fig. 3.3(b)) start to overlap. Due to this, the high
frequency spectrum starts to look like white noise.
If we now keep the input amplitude the same as Fig. 3.3(b), i.e. AKVCO=fo=
8, but increase the input frequency to an intermediate value of fx=fo= 64, see
Fig. 3.3(c), we can distinguish a central lobe with a bandwidth which still follows
(3.5), but the tail of the modulation band decreases much less rapidly. If we from
here further increase the input frequency to a relatively high input frequency
of fx=fo= 16, see Fig. 3.3(d), the tail and the central lobe cannot really be
distinguished anymore and the modulation band stretches well beyond the bounds
of (3.5).
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Figure 3.3: Calculated spectrum according to (3.4) of the first six sidebands for
the case of an input signal with (a) a low input frequency fx = fo/1024 and
a small input amplitude AKVCO = fo/32, (b) again for a low input frequency
fx = fo/1024 but a larger input amplitude AKVCO = fo/8, (c) for the same input
amplitude AKVCO = fo/8 but now an intermediate input frequency fx = fo/64
and (d) for again the same input amplitude AKVCO = fo/8 but now a relatively
high input frequency fx = fo/16 .
3.2.3 Fundamental SNDR Limit of VCO-based coders
Regardless of the input signal, we can always say that globally, the sideband
tones decrease in amplitude when they are further away from the corresponding
harmonic of the VCO carrier. However, regardless of how rapidly the tail of each
modulation sideband decays, it in reality stretches infinitely far, which means
that there are always non-zero sideband tones from the first sideband (q= 1 in
(3.3)) that will fall into the useful signal band. This phenomenon is sketched
in Fig. 3.4. In theory, there are also contributions from the higher harmonic
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sidebands, but in practice these are normally negligible compared to those from
the first sideband.
The typical decimation filter applied to recover the output data from a VCO-
based ADC architecture is a low-pass filter. Therefore, although the spectrum of
m(t) is deterministic, the in-band sideband tones of Fig. 3.4 degrade the signal
integrity in a similar way as additive noise (or distortion). Then, for a given
band of interest (BW), we can estimate the SNDR from (3.3) by summing the
contributions of all the components falling into BW:
SNDR = 10 log10
(
AKVCO
2fo
)2
∑rmax
r=rmin
(
Jr(
AKVCO
fx
)
(
1 + r fx
fo
))2 , (3.6)
rmin = ceil
(−BW− fo
fx
)
, rmax = floor
(
BW− fo
fx
)
Here rmin and rmax correspond to the index of the lowest and the highest com-
ponent respectively that fall into BW. This equation can be considered as a
fundamental encoding error, which is inherent in any VCO based scheme where
the VCO encodes the information into the edge positions.
Unfortunately, (3.6) is again a non-intuitive function that depends on the
effective amplitude A ·KVCO, fx, BW and fo. Upon investigation, this function
was found to have a non-monotonic behavior in terms of these parameters. To
illustrate this, the result for the case of a fixed fo, a fixed BW = fo/32 and
fixed A ·KVCO = fo/
√
2 corresponding to -3 dBFS, was evaluated for all in-band
values of the input frequency fx (i.e. fx ranging from DC to the band edge). The
resulting SNDR (corresponding to the VCO encoding error) is shown in Fig. 3.5.
It is clearly a very strong function of the input frequency, which is consistent
with Fig. 3.3, where we have already seen that the sideband tones decay much
more rapidly for lower frequency input signals. Although for most of the input
frequency values, the resulting SNDR corresponding to a fundamental encoding
error is absurdly high, there are some values for the input frequency (located at
the band edge), where the SNDR is much less good. The corresponding worst case
here is 83 dB. Since, even in a bandwidth limited application, it is not known
in advance what the input frequency will be, this worst case corresponds to a
fundamental SNDR limit.
To further asses this a more detail study was performed, where fo was kept
fixed and BW was varied. For every value of BW , fx was varied in steps of
BW/1000. Then, (3.6) was evaluated and the value of the SNDR was collected
(leading to a plot such as Fig. 3.5). Now, the worst case SNDR was defined as
the fundamental SNDR limit corresponding to this normalized bandwidth value.
This procedure was repeated for decreasing values of the input amplitude (starting
from absolute full scale, i.e. A= 1 going down to -10 dBFS in steps of 1 dB). The
results are shown in Fig. 3.6. The VCO-gain KVCO was set to its maximal value,
i.e. KVCO = fo, but it should be noted that the results shown in the figure can
be mapped to other values of KVCO, by adjusting the value of the input signal
amplitude.
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Figure 3.4: Sketch of the signal integrity degradation due to spurious tones of the
first modulation sideband extending into the useful signal band.
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Figure 3.5: SNDR due to to the encoding error calculated according to Eq. (3.6)
vs. the input signal frequency fx for the case of an in input amplitude of -3 dBFS
for a fixed bandwidth equal to fo/32.
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Figure 3.6: Limiting SNDR for the case of an in band input tone vs the ratio
fo/BW for different values of the input signal magnitude (ranging from full scale
to -10 dBFS in steps of 1 dB).
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The plot of Fig. 3.6 is a fundamental performance limit that occurs in all VCO-
based coding schemes. As the plot indicates, the performance (set by this hard
limit) rapidly increases when fo increases. However, for signals that are really
full-scale, the performance increases only very slowly. An important remark is,
that this result was derived for a single-phase VCO that only uses the rising edge
information. Later on, we will see that the result is also valid for multiphase
VCOs (with M phases) that use both the rising and the falling edges, provided
that we use the effective rest frequency fo, eff = 2 ·M · fo. Most published VCO-
based ADC designs until today are operated with fo, eff/BW values of well above
512 [41,52,56,61,78]. This means that the performance of these designs were never
limited by fundamental limit. We will see that, when sampling is introduced,
there will be additional noise/distortion components which, in many cases, will
be larger than this fundamental limit.
3.3 Direct construction of a VCO-based ADC
using the PFM representation
We will now start from the PFM representation described above and define a
strategy to derive a family of theoretically possible VCO-based ADC structures.
We will see that some of these structures do not translate to a circuit that can
be implemented in a simple way. However, we will show that one of the derived
solutions is equivalent to the conventional first-order VCO-based ADC depicted
in Fig. 2.10(c). Our derivation will enable a much deeper insight in the spectral
and tonal behavior of such ADCs that what can be understood from common ex-
planations. Such first-order VCO-based ADCs are typically explained by linking
the phase of the oscillator to the state variable of a ∆Σ modulator [41, 43, 67],
which is then quantized and differentiated. Whereas this prior understanding
has proven to be insightful, it is stuck at the white noise approximation of the
quantization error and cannot explain the tonal behavior that occurs in reality.
Our derivation will overcome this limitation and provide exact results.
3.3.1 Going from a PFM encoder to an ADC
Let us look again at the system of Fig. 3.2. To derive an ADC from this structure,
somewhere sampling should be introduced. Clearly, signal d(t) cannot be directly
sampled because only the Dirac deltas in d(t) coincident with a sampling instant
would be detected. This can also be understood in the frequency domain, because
sampling of d(t) would introduce a multitude of uncontrolled aliases into the
band of interest, due to the non band limited and non decaying spectrum of d(t)
(Fig. 3.3). This would make the recovery of the input signal impossible. Fig. 3.7
shows a generic VCO-based ADC structure that solves the aliasing problem. In
the structure, a linear pulse shaping filter with impulse response h(t) is added
after the PFM (of Fig. 3.2). This filter generates an output signal p(t) which can
now be sampled with a uniform sampler with sampling frequency fs to obtain
the overall sampled output signal y[n].
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         ﬁlter
Figure 3.7: Generic structure for a potential VCO-based ADC.
The pulse shaping filter has two requirements. First, it must have a low-
pass characteristic to allow the input signal components in d(t) to pass through.
Second, it should suppress the modulation sidebands located at frequencies that
would alias to the low-pass signal band. This can be achieved by placing periodic
zeroes in the frequency response at integer multiples of the sampling frequency
(which will alias to the baseband). This way, all the baseband aliased compo-
nents coming from the modulation sidebands will be spectrally shaped similarly
to quantization noise in a conventional ∆Σ modulator. As a difference, such
structure would be unconditionally stable. The aliasing process and how it is
affected by the low-pass filter is represented in Fig. 3.8.
A good way to construct a suitable filter h(t) is as a cascade of a low-pass
function and a linear combination of delays of the sampling period Ts = 1/fs.
This linear combination of delays allows to implement the periodic zeroes. A
potential solution for this is the sincn filter:
Hn (s) = sincn =
(
1− e−sTs)n
(sTs)n
. (3.7)
In (3.7), the zeroes of n-th order at s = 0 are canceled by the poles of 1/(sTs)
n,
resulting in a unity gain at DC and a periodic zero structure at integer multiples
of the sampling frequency fs. This filter would spectrally shape the aliases of
the modulation sidebands by a n-th order zero, in a similar way as the NTF of
an n-th order ∆Σ modulator. Fig. 3.9 shows the pulse shape and the frequency
response for n = 1 (the case used also in Fig. 3.8) and n = 2.
3.3.2 Error analysis of the generic VCO-based ADC
Above, we have identified and quantified the first error in any VCO-based ADC
(Fig. 3.5): i.e. the fundamental PFM encoding error. Now, we will quantify a
second error that occurs in our generic VCO-based ADC structure of Fig. 3.7.
For this, we will start with the model shown in Fig. 3.10(a).
Here M(s) corresponds to the Laplace transform of the modulation terms
introduced by the pulse frequency modulation process [e.g. according to (3.3)].
To simplify the model, the VCO gain KVCO was normalized to unity and the
offset contribution corresponding to the rest oscillation frequency fo was omit-
ted. Within these approximations, this model provides an exact description of
the behavior of our generic VCO-based ADC. Then, in a next step, we use the
property that a Z-domain factor of z−1 corresponds to a continuous-time delay
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Figure 3.8: Illustration of the effect of the lowpass filter H(s) on the aliasing of
the modulation sidebands for the case of a single tone sinusoidal input signal,
with a sketch of the time domain as well as the frequency domain signals for (a)
the signal d(t), (b) the filtered signal p(t) and (c) the sampled overall output
signal y[n].
of one sampling period Ts followed by a sampler [32,79]. This way, we obtain the
model of Fig. 3.10(b), which is still strictly equivalent to the generic VCO-based
ADC structure.
The second error in our generic ADC occurs due to the aliasing of high fre-
quency components of the filtered modulation signal in the sampling process. In
order to quantify this, we split the modulation signalM(s) into two components:
first we have the low frequency component MLF, below fs/2. This low-frequency
component gives rise to the fundamental PFM encoding error (see Fig. 3.6). The
second componentMHF corresponds to the high frequency content inM(s) above
fs/2. This high frequency component passes through the continuous-time filter
1/(sTs)
n and is then prone to aliasing. This process is illustrated in Fig. 3.10(c),
where we reason on the output signal U(s) of the block 1/(sTs)
n. Here the two
effects of the aliasing phenomenon are modeled explicitly by a combination of two
operations: on the one side, the high frequency components UHF of the sampler’s
input signal U are removed but, on the other side, they re-enter the system again
as aliased baseband components which we will denote as Ual and which is a dis-
crete time signal. To stress that the aliasing happens in the sampling process we
have introduced the special ”sampling with aliasing” symbol. If we use the [·]∗
operator to indicate sampling as defined in [32], the aliasing error Ual is defined
as:
Ual = [UHF]
∗ . (3.8)
If we assume that the input signal X is band-limited, then the high frequency
component UHF is entirely due to the filtered high frequency modulation compo-
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Figure 3.9: Time domain impulse response of (a) the first order shaping pulse
and and (b) the second order shaping pulse with (c) their respective frequency
response.
nents MHF(s):
UHF(s) =
MHF(s)
(sTs)n
. (3.9)
To emphasize that in this case the aliasing error is entirely due to the VCO’s high
frequency modulation components, we introduce the symbol Mal (read as: the
aliased filtered modulation components of the VCO). A similar fact was identified
in [80] where the link between quantization noise of a sine wave and frequency
modulation was established. With these observations, finally our model can be
simplified to the model of Fig. 3.10(d). Now, by inspection, the sampled output
Y (z) can be obtained as:
Y (z) =
[
X(s) +MLF (s)
(sTs)n
]∗
(1− z−1)n+
Mal(z)(1− z−1)n, (3.10)
where the [·]∗ operator indicates sampling again. By introducing the signal trans-
fer function STF(s) as:
STF(s) =
(1− e−sTs)n
(sTs)n
. (3.11)
Equation (3.10) can be rewritten as:
Y (z) = [STF X(s)]∗+
[STF MLF (s)]
∗+
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Figure 3.10: Explanation of the spectral shaping in our generic VCO-ADC (a)
generic VCO-ADC, (b) equivalent structure of our generic VCO-ADC, (c) equiv-
alent structure with explicit indication of the errors in the sampling process, (d)
final equivalent model with the overall I/O behavior.
Mal(z)(1− z−1)n. (3.12)
In the above equation, the first term corresponds to the desired signal component.
The second term corresponds to the fundamental PFM encoding error. The third
term corresponds to the aliasing error. As is evident from the equation, this
aliasing error will be spectrally shaped according to the order of the pulse shaping
filter. Hence, we expect a better signal-to-noise ratio (SNR) for increasing n, but
unfortunately (as will be shown later on) it is not obvious to find a practical
circuit for the pulse shaper apart from the case where n = 1 (first order case).
It should be noted that the aliasing error in this model replaces the quantiza-
tion error of more conventional phase domain models [41]. However in this model,
in principle, the spectra of all the signals in (3.10) can be calculated exactly.
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Figure 3.11: Output spectra of the generic VCO-ADC architecture illustrating
the spectral shaping of the aliasing error for the case of: (a) a first-order sinc
filter, (b) a second-order sinc filter,and (c) a second-order sinc filter where the
input frequency fx is chosen such that the SNDR is limited to 83 dB by the
fundamental PFM encoding error (i.e. fx ≈ BW ).
E.g. the spectrum of the aliased signal (which is considered as an error in this
system) can be obtained exactly by taking into account the filtering 1/(sTs)
n and
then summing over all the aliasing bands of the spectrum of m(t). This closed
expression allows the analytical calculation of resulting SNDR of y[n] due to the
aliases of the modulation sidebands. Whereas the theory provides closed analyt-
ical expressions for the spectra, the result is still an infinite sum over all the alias
bands, which in practice must be numerically approximated with a computer.
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As a result, these analytical expressions (although of theoretical interest) do not
allow neither easy intuition nor hand calculations.
To illustrate the validity of the proposed generic VCO-based ADC, we have
performed several behavioral simulations according to the conceptual block dia-
gram of Fig. 3.7, where we have a VCO, an edge detector, a pulse shaping filter
Hn(s) and a sampler. First, the case where the pulse shaping filters equals the
first-order sinc filter H1(s) was considered. The results of a typical simulation are
shown in Fig. 3.11(a). Here fs was arbitrarily set to 1 Hz. The rest oscillation
frequency fo was set around fs/4: fo ≈ fs/4 = 0.25 Hz. As before, we have
assumed that the VCO input signal x(t) is dimensionless and bounded to the
interval [-1, 1]. The VCO gain was set to KVCO = 0.25 Hz/unit.
The resulting ADC is driven by a sinusoidal input signal with a frequency of
fs/1024 and an amplitude of -3 dBFS. The plot clearly demonstrates a 20 dB/dec
roll-off, confirming the analysis above. For an OSR of 64, we obtain an SNDR of
51 dB. For comparison, the result of the same experiment but now for the case
where the pulse shaping filter equals the second-order sinc filter H2(s) is shown
in Fig. 3.11(b). As expected, now the spectral roll-off has a slope of 40 dB/dec.
The SNDR for an OSR of 64 is now equal to 95 dB. Clearly, in this case, due
to the second-order sinc filter, the aliasing error exhibits second order spectral
shaping and is greatly suppressed. However, it is important to realize that this
spectral shaping only shapes the aliasing error and not the fundamental encoding
error discussed in the previous section.
For this simulation, the value of the input amplitude, BW and fo were chosen
such that it corresponds to the case of Fig. 3.5. Looking back at that figure,
we can see that for certain choices of fx (i.e. near band edge), the fundamental
encoding error limits the SNDR to only 83 dB regardless of the spectral shaping
of the aliasing error. This is illustrated in Fig. 3.11(c), which shows the same
simulation result as Fig. 3.11(b) but now for an input frequency fx near band
edge. Now the fundamental encoding error is larger than the spectrally shaped
aliased error and restricts the performance to 83 dB, which exactly matches with
the calculated result depicted in Fig. 3.5.
3.3.3 Implementation of a generic VCO-based ADC
Above we have derived a conceptual generic VCO-based ADC architecture (Fig. 3.7).
However it is not immediately clear how the continuous-time analog pulse shap-
ing filters should be implemented in practice. In order to investigate this, the
time domain waveforms corresponding to the filter’s input signal, d(t), and out-
put signal, p(t), are shown in Fig. 3.12, for the case of the first and second order
pulse shaping filters: H(s) = H1(s) and H(s) = H2(s), respectively.
In terms of practical implementation, the case with the first order filter is
particularly useful. In this case, the impulse response h1(t) is the standard zero
order hold pulse. This enables a hardware efficient realization, because, as shown
in Fig. 3.12(b), p1(t) will always be composed of discrete amplitude levels due to
the constant hold level of the shaping pulse. Then, the sampled signal y[n] would
become discrete both in time and in amplitude. A very interesting situation
occurs when the delay between two consecutive pulses in d(t) is larger than or
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Figure 3.12: Time domain waveforms that can occur in the generic VCO structure
of Fig. 3.7: (a) edge signal d(t) (b) output signal p1(t) of the pulse shaping filter
for the first order case and (c) output signal p2(t) of the pulse shaping filter for
the second order case.
p(t)
fs
y[n]Tsx(t) VCO ?(t)w(t) d(t)
PFM   edgedetector   monostable  circuit withpulse width Ts 
Figure 3.13: Conceptual realization of a first order VCO-ADC with a monostable.
equal to the sampling period Ts = 1/fs. In this case, the filtered signal p1(t)
can only take two possible values (logic zero or logic one). This enables the
conceptual realization shown in Fig. 3.13, where the filter is implemented with a
monostable which generates a pulse with a width of Ts on every rising edge of the
VCO output waveform w(t). Whereas this looks like a viable implementation, it
should be noted that this realization is not advised in practice for the following
reason: in order to make this circuit operate as desired, the pulse width should
perfectly match with the sampling period Ts. In practice this cannot be achieved
because mismatch effects that always occur in real circuits will make the pulse
length different with respect to the ideal one. From a spectral point of view,
this means that the zeroes of the corresponding filter are not exactly placed at
integer multiples of the sampling frequency and, as a result, the suppression of the
aliasing distortion is much less good than expected. Fig. 3.14 shows an example
of this phenomenon. Here, the system of Fig. 3.13 was simulated with the same
parameters as in Fig. 3.11, but a monostable whose pulses are only 1% longer in
length than the nominal value was used. It can be observed that the performance
is completely degraded by the aliasing components, which fall into the bandwidth
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Figure 3.14: Performance degradation of the system of Fig. 3.13 when the length
of the pulse in the monostable does not match exactly with Ts (1% deviation).
of the converter and make the SNDR be decreased to 27 dB.
As a difference with the circuit of Fig. 3.13, the circuit of Fig. 2.10(c) behaves
similarly but automatically forces the sinc filter delay to be coincident with the
sampling period. Therefore, it does not require any matching in the circuit and
provides a robust implementation.
By observing Fig. 3.8 we can see that the model of Fig. 3.7 does not im-
pose any restriction to the sampling frequency fs. The spectral shaping of the
modulation sidebands would happen regardless of the ratios between fs, fo and
KVCO. However, as explained above, the circuit of Fig. 2.10(c) only implements
the generic first order VCO-based ADC of Fig. 3.7 if the minimum time distance
Tmin between two edges
2 in the VCO signal w(t) is greater than or equal to the
sampling period Ts. Considering a normalized VCO input signal x(t) that is
dimensionless and bounded to the interval [-1, 1], we can immediately conclude
that the minimum sampling frequency fs,min [41, 43]:
fs,min = (fo +KVCO)eff = (fmax,osc)eff =
(
1
Tmin
)
eff
, (3.13)
where fmax,osc stands for the highest possible VCO output oscillation frequency.
This can be further understood if we consider the waveforms in the ideal first
order case generic VCO-based ADC of Fig. 3.7 for the case where condition (3.13)
is met or not. The situation where the condition is met is depicted in Fig. 3.15(a)-
(b), where the VCO output w(t) and the corresponding signal p(t) are shown.
Now we can see that condition (3.13) implies that the output signal p(t) obtained
from the generic first order VCO-based ADC is a single bit signal. This is evident
from the observation that p(t) has only two voltage levels. By contrast, if fmax,osc
is higher than the sampling frequency, as in Fig. 3.15(c)-(d), the output signal
p(t) will become a multilevel signal. In this case, we still maintain discrete output
signal levels, which can easily be represented by a digital representation, but now
2Remember that the circuit of Fig. 2.10(c) reacts both on the rising as well as on the falling
edges, and hence should be analyzed with an effective oscillation frequency fosc,eff(t) equal to
twice the actual oscillation frequency.
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Figure 3.15: Effect of sampling frequency in generic first order VCO-ADC when:
(3.13) is accomplished ((a) and (b)); (3.13) is not accomplished ((c) and (d)).
a multibit version. This situation in fact corresponds to the behavior of the well
known multiphase ring oscillator VCO-based ADC of Fig. 3.16(a). In this system,
the output signal y[n] is a multilevel signal. This circuit can also be understood
as an implementation of out generic first order VCO-based architecture with a
high effective oscillation frequency feff given by [41,43]:
fosc,eff = 2 ·M · (fo +KVCO · x(t)). (3.14)
In this case, the effective frequency does not comply with (3.13) and hence the
overall behavior corresponds to Fig. 3.15(c)-(d).
Fig. 3.16(b) shows a system level block diagram that describes the behavior of
Fig. 3.16(a). In Fig. 3.16(b), a single output PFM is connected to a multiplexer
that casts the Dirac delta impulses in d(t) into an array of identical pulse shaping
filters. Each time a Dirac delta impulse enters the multiplexer, the switch ad-
vances to the next output in a cyclic way, sorting the Dirac delta impulses intoM
streams (see Fig. 3.16(c)). Every individual Dirac delta stream has a frequency
M times lower than feff and then, (3.13) will hold. Therefore, each branch can
use the circuit based on an XOR gate shown in Fig. 3.16(a) to implement the
sampled pulse shaping filter with no restrictions. The system is exactly equivalent
to Fig. 3.13.
Let us investigate Fig. 3.12 again, but now for the second order case, i.e.
Fig. 3.12(c). Unfortunately, the pulse does not have a constant level moreover,
the pulse values can vary continuously. As a result, at the sampling instants,
we could sample a real valued quantity and such a real number cannot easily
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be represented using digital signals. A similar argument can be made for all
orders higher than one. The author has not found any other filter possessing the
same properties as the zero order hold that could allow an exact implementation
of a higher noise shaping order ADC. However, high order pulse shapes can be
approximated by means of continuous time finite-impulse-response (FIR) filters
defined by digital delays [81] as will be shown in the next section.
3.4 Approximation of second order pulse shap-
ing filters with a continuous time FIR filter
The ideal triangular impulse response (represented by the filter h2(t), Fig. 3.9(b),
is not easily implementable in practice. Nevertheless, we might still think of
approximating its impulse response through the staircase shape h2,M(t), shown in
Fig. 3.17. Here, the staircase steps have a width of Ts/M and there are 2M − 1
steps.
A conceptual realization of this idea is shown in Fig. 3.17(b). Here, the
signal d(t) coming from the PFM is filtered by a filter with impulse response h(t)
consisting of a square pulse of length Ts/M (filter h(t)). The output p(t) of this
first filter is then applied to a second filter with impulse response gM(t). Finally,
the output y(t) of this second filter is sampled to generate the final output data
y[n]. The impulse response of the filter h(t) can be written as:
h(t) =
M
Ts
(
u(t)− u
(
t− Ts
M
))
. (3.15)
The second filter is a continuous time FIR filter [81] and its impulse response
equals:
gM(t) =
M∑
k=1
(
k · δ
(
t−
(
k +
1
2
)
Ts
M
))
+
M−1∑
k=1
(
(M − k) · δ
(
t−
(
M + k +
1
2
)
Ts
M
))
. (3.16)
Now our staircase pulse shaper h2,M(t) of Fig. 3.17(a) can be written as:
h2,M(t) = gM(t) ∗ h(t), (3.17)
where ∗ stands for the convolution. In the Laplace domain this corresponds to:
H2,M(s) =
M
Ts
· 1− e
−sTs
M
s
· (3.18)
M∑
k=1
(
k · e−s(k+ 12 )TsM + (M − k) · e−s(M+k+ 12 )TsM
)
.
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Figure 3.16: Ring oscillator based VCO-ADC concepts: (a) circuit, (b) conceptual
diagram, and (c) time chronogram.
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?(t)x(t) w(t) d(t) p(t)
fs
y[n]Ts/MVCO
(b)
h(t)
gM(t) y(t)
Ts 2Ts t
(a)
ideal impulse response, h2(t)
approximated impulse responseh2,M(t)
PFM   edgedetector
Figure 3.17: (a) Staircase approximation of the second order pulse shape and (b)
a conceptual realization of the proposed idea which approximates second order
spectral shaping.
If we calculate the limit when M approaches infinity, this becomes:
lim
M→∞
H2,M(s) =
1
T 2s
·
(
1− e−s·Ts)2
s2
= H2(s). (3.19)
Therefore, the sinc2(f) filter is asymptotically approximated for a sufficiently
large value of M . Consequently, increasing the number of steps in the staircase
filter gM(t) will improve the performance of the system of Fig. 3.17(b) and bring
it close to the ideal second order case.
For a practical realization of this idea, we can implement the analog FIR
filter with a delay line composed of M delay elements [81], where each element
introduces a delay of Ts/M . The proposed circuit is shown in Fig. 3.18(a). The
implementation of such delay elements can be made with digital buffers that
introduce a fixed continuous time delay in the digital signal.
To understand that this circuit indeed implements the system of Fig. 3.17(b),
we need to apply some transformations. First, we have to interchange the order
of the gM(t) and h(t) filters such that the FIR filter gM(t) comes first. Second,
the edge detection is also shifted to the back and is performed implicitly in the
first (left) flip-flop of Fig. 3.18(a). The validity of this transformation can be
understood by observing that the edges of the VCO signal w(t) are the same as
the edges of the (theoretical) Dirac delta train signal d(t), and this is still true
after passing through the delay line. The actual sampling is performed by the
second (right) flip-flop in Fig. 3.18(b). Finally, the summation to implement the
overall filter is implemented after the sampling of every tap in the delay line.
Fig. 3.18(b) shows a simulation result for the implementation of Fig. 3.18(a).
The simulation was made with a delay line with 256 taps. For the rest, identical
parameters were used as for the simulation of Fig. 3.11(b). Ideally this result
should be very close to Fig. 3.11(b) and by comparison of the two figures, we
43
Chapter 3. Spectral analysis of VCO-based ADCs based on pulse
frequency modulation
x(t) w(t)VCO ...
Q
Vdd
fs
yi[n] + y[n]
Ts/M time delay
M
M
xM
w1(t) w2(t) wM(t)
(a)
D Q D Q
0
-40
-80
-120
ou
tpu
t s
pe
ctr
um
 (d
BF
S)
-160
-20
-60
-100
-140
10-4 10-3 10-2 10-1f/fs(b)
SNDR = 93 dB BW
40 dB/d
ec
20 dB/dec
Figure 3.18: Practical implementation of the second order noise shaping approxi-
mation architecture: (a) circuit and (b) output spectrum for the case of a 256-tap
approximation.
can see that this is true for a large part of the Nyquist band, where second-order
noise shaping can clearly be observed. Also the corresponding SNDR of 93 dB
at an OSR= 64 is very close to the ideal case. However, at very low frequencies,
the limitation of the approximation becomes visible and only first-order spectral
shaping can be observed in this frequency range. Note that in this case, 8 output
bits are needed to represent the output signal y[n].
Also for this case, simulations with mismatch in the delay line were performed.
For a mismatch up to 1% in the delay of each tap of the delay line, no performance
degradation is observed. However, for higher mismatch, the performance starts
to degrade.
In Fig. 3.18(a), we used a single-phase VCO. However, the approximation to
the second order case can also be applied to multiphase VCOs if the delay line is
connected to each phase of the VCO (e.g. signals wi(t) in Fig. 3.16).
At this point we should note the difference between the architectures depicted
in Fig. 3.18(a) and Fig. 3.16. Both of them are multibit architectures, but how
the multibit output signal is constructed is very different from each other. Firstly,
the filter that shapes the pulse frequency modulated signal d(t) is not the same
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for both cases (signal d(t) in Fig. 3.18(a) would be the equivalent set of Dirac
delta impulses obtained from signal w(t)). Whereas the pulse shaping filter for
Fig. 3.18(a) is an approximation to a second-order sinc, the filter for Fig. 3.16
is a first-order sinc, regardless of the number of inverters in the ring oscillator.
Consequently, we will not see second-order noise-shaping in the output spectrum
of Fig. 3.16. Secondly, the delays of the inverters in the delay line of Fig. 3.18(a)
are constant and signal independent as we want to implement a time invariant
FIR filter. However, in a ring oscillator the inverter delays are modulated by
the input signal x(t), as described in the equivalent model of Fig.3.16(b) where
the multiplexer advancement depends on the input signal d(t). As depicted in
Fig. 3.15(d), the high effective oscillation frequency makes the sampled output
signal be multibit due to the overlapping between the pulses generated at the
pulse shaping filters.
3.5 Detailed analysis of the first-order VCO-based
ADC structure
After discussing the PFM-based interpretation of a generic order VCO-based
ADC architecture and due to its importance, we will go one step further in the
analysis and study of the first-order case.
A characterization of the quantization noise spectrum and the SNDR of first-
order open-loop VCO-based ADC would represent a valuable design tool. VCO-
based ADCs have been often described as first-order ∆Σ modulators [41, 43].
Based on these analyses, the SNDR of such converters has been defined for sinu-
soidal inputs using statistical models for quantization noise. In [64, 82] a formal
analysis of a discrete-time first-order ∆Σ modulator showed that its quantization
error displays a discrete spectrum. An analysis based on frequency modulation
(FM) seems the natural way to model a VCO-based ADC. The spectrum of FM
signals for sinusoidal inputs is well-known and was applied to VCO-based ADCs
in [83]. However, direct application of FM spectral coefficients to VCO-based
ADCs requires to demodulate the input signal, and this may not take us to
intuitive mathematical calculations. In [69, 80] the link between quantization,
first-order ∆Σ modulation and PFM was established.
In this section, we will use the PFM–VCO equivalence proposed previously
to represent quantitatively the spectrum of an open-loop first-order VCO-based
ADC. This brings two advantages. First, the discrete Fourier transform (DFT) of
a finite sequence of a VCO-based ADC output can be calculated analytically con-
sidering all parameters, such as fo and KVCO. This result is not directly provided
in [64]. The analytical calculation does not resort to statistical assumptions for
quantization noise. Second, the proposed model does not require expressing the
VCO-based ADC as a first-order ∆Σ modulator to prove first-order noise-shaping.
Instead, the VCO-based ADC is modeled as a pulse frequency modulator whose
spectral components produce first-order shaped aliases when sampled.
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3.5.1 First-order open-loop VCO-based ADC architecture
and PFM equivalence
From the previous sections we already know that the first-order VCO-based ADC
architecture can be represented by the structure of Fig. 3.7, where the pulse shap-
ing filter is the sinc1 function. Keeping the same nomenclature and assumptions
for the oscillation and the input signal parameters, the pulsed frequency modu-
lated signal d(t) follows (3.3). Then, signal p(t) of Fig. 3.7 for the first order case
will be defined as:
p(t) = h1(t) ∗ d(t) =
∞∑
k=0
u (t− tk)− u (t− tk − Ts) ,
∀tk|θ(tk = 2pik), k = 0, 1, ... (3.20)
where h1(t) is the time-representation of H1(s) in (3.7).
Knowledge of the trigonometric series expansion of p(t) permits us to calculate
its Fourier transform, P (ω), which will be a sum of Dirac delta functions. Once
P (ω) is known, we may calculate the DFT of y[n] in Fig. 3.7, which allows us to
predict the SNDR without running any simulation.
3.5.1.1 Oscillator spectrum before sampling
According to [71], (3.20) can be expanded into the following trigonometric series:
ωo = 2pifo, ωx = 2pifx,
p(t) = DC +BB · cos
(
ωx
(
t− Ts
2
))
+
∞∑
q=1
∞∑
r=−∞
CH (q, r) · cos
(
(qωo + rωx)
(
t− Ts
2
))
,
DC = Tsfo,
BB =
AKVCO
pifx
,
CH (q, r) = 2Jr
(
q
AKVCO
fx
)
sin (qωo + rωx)
Ts
2
piq
. (3.21)
This series contains a constant component (DC) and a baseband component
(BB) that represents the input signal x(t). Coefficients CH(q, r) represent the
amplitude of the harmonics of the rest oscillation frequency fo and the sideband
tones around such harmonics. Integer q indexes the harmonics of fo and integer
r indexes the sideband tones around each harmonic at qfo. The sinc transfer
function corresponds to the pulse shaping filter h1(t). It is reflected into coefficient
CH(q, r), which is zero at integer multiplies of fs, as opposite to the trigonometric
expansion of d(t) (3.3). The attenuation and phase shift of x(t) due to h1(t) are
also reflected in BB. The Fourier transform P (ω) will be a sum of Dirac deltas
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weighted by the coefficients expressed in (3.21):
P (ω) = 2pi ·DC · δ(ω) +
pi ·BB ·
(
ejωx
Ts
2 δ(ω + ωx) + e
−jωx Ts2 δ(ω − ωx)
)
+
∞∑
q=1
∞∑
r=−∞
pi · CH(q, r) ·
(
ej(qωo+rωx)
Ts
2 δ(ω + (qωo + rωx))
)
+
∞∑
q=1
∞∑
r=−∞
pi · CH(q, r) ·
(
e−j(qωo+rωx)
Ts
2 δ(ω − (qωo + rωx))
)
. (3.22)
We have represented in Fig. 3.19(a) part of the modulus of P (ω) predicted by
(3.22). The parameters used are the following: fs = 1, fo = 1/4, KVCO = 1/16.
The input signal is a -6 dBFS sinusoidal wave at fx = 1/8192. The modulus
of H1(ω) is also represented in Fig. 3.19(a) as a dotted line. We have marked
the tones weighted by CH(q, r) corresponding to the sidebands of the first three
harmonics of fo. The harmonic sidebands represented by CH(q, r) occupy a
bandwidth that increases with q and whose average level decays with q. After
some harmonics, the sidebands overlap resembling a noise shaped by H(ω). We
may also observe in Fig. 3.19(a) the gap between the harmonic sidebands and
DC, inside of which the sideband energy is small. If the input analog bandwidth
of the ADC fits in this gap, the input signal will be encoded in p(t) with nearly
no error.
As a comparison, Fig. 3.19(b) represents the modulus of P (ω) plotted with
the data obtained from a behavioral model similar to Fig. 3.13 (which is the
ADC implementation of Fig. 3.7 when first-order in the pulse shaping filter is
considered), and with the same parameters as in Fig. 3.19(a). In Fig. 3.19, we
may observe the agreement between the simulated and the calculated values of
P (ω) and also the nulls imposed by H1(ω).
3.5.1.2 Sampled spectrum
Our interest is obtaining a sampled sequence of integer values that may represent
the input signal x(t) by means of pulse modulated signal p(t). Therefore, we
can predict the DFT of a finite set of N samples of y[n], as is usually done to
evaluate the performance of an ADC. This DFT can be easily calculated if the
input tone at fx, the sampling frequency fs, the rest oscillation frequency fo and
the sequence length N are all linked by integer factors Ks, Ko and Kx as follows:
fs = 2Ks · fx fo = Ko · fx N = 2KxKs. (3.23)
These definitions force all tones in the spectrum of p(t) to fit into a bin of the
DFT of y[n]. All DFT bins that are not an integer multiple of Kx will be zero.
Therefore, the DFT of y[n] may be indexed by an integer k (k = 0,1,2,) multi-
plied by Kx. In practice, fx << fo and we may find an integer Ko that closely
approximates the desired fo. We may evaluate Y [kKx], the DFT of y[n], using
the coefficients of P (ω). A delta located at frequency ω in P (ω) will alias to DFT
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Figure 3.19: Modulus of P (ω): (a) calculated, and (b) simulated.
bin kKx as follows:
ω(q, r) = qωo + rωx = qωxKo + rωx
k = mod (qKo + r, 2Ks) , k = 0...2Ks − 1. (3.24)
In (3.24), “mod” represents the reminder of the integer division by 2Ks. To
calculate the DFT for the bin kKx, it suffices to add all the complex coefficients
of the Dirac deltas in P (ω) that alias to that particular index k. Let R(k) be
the set of all pairs (q, r) of integers complying with condition (3.24). The values
of Y [kKx] are calculated in (3.25). To calculate Y [kKx], we have approximated
the DFT bins of the DC component and input signal component BB neglecting
the contributions of the rest frequency harmonic sideband aliases due to their
proximity to the nulls of sinc function H1(ω).
R(k) = {q ∈ {1...∞} , r ∈ {−∞...∞} /k = mod (qKo + r, 2Ks)}
Y [0] ≈ Tsfo BB = AKVCO
pifx
sin
(
pi
2Ks
)
CH(q, r) =
2
piq
Jr
(
q
AKVCO
fx
)
sin
(
(qKo + r)
pi
2Ks
)
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Figure 3.20: Simulated spectrum (a) and calculated spectrum (b) of y[n].
Y [Kx] ≈ BB · e−j
pi
2Ks Y [N −Kx] ≈ BB · ej
pi
2Ks
Y [kKx] =
∑
R(k)
CH(q, r)e−j
pi
2Ks
(qKo+r)/k = mod (qKo + r, 2Ks)
2 ≤ k ≤ Ks − 1
Y [kKx] =
∑
R(k)
CH(q, r)ej
pi
2Ks
(qKo+r)/k = mod (qKo + r, 2Ks)
Ks ≤ k ≤ 2Ks − 2. (3.25)
Fig. 3.20(a) shows a 16K point fast Fourier transform (FFT) of y[n] obtained
by behavioral simulation, considering the same parameters as in Fig. 3.19. The
peaks at high frequency are the modulation components around each multiple of
the rest oscillation frequency. In addition, they reveal that considering a white
noise model for the quantization noise is not a good approximation. We have
applied (3.25) to reproduce the simulation of Fig. 3.20(a) by analytical calculation
of Y[k]. The result is shown in Fig. 3.20(b), which replicates the peaks and shape
of Fig. 3.20(a).
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3.5.1.3 SNDR prediction
Equation (3.25) describes analytically the spectrum of y[n]. Hence, it is possible
to predict the SNDR of the ADC from it. For this purpose, we only need to
calculate the DFT bins of Y [kKx] that lie inside the BW defined by fs and OSR.
We may define index kBW as the closest DFT bin index corresponding to the edge
of the BW. Then, the value of the SNDR will be:
kBW = int
(
Ks
OSR
)
SNDR(dB) = 10 log10
|Y [Kx]|2∑kBW
k=2 |Y [Kx]|2
(3.26)
If we observe (3.25), we will see that each set R(k) contains an infinite number
of values of q and r. However, CH(q, r) quickly decreases away from the center
frequency harmonics, as shown in Fig. 3.19. Therefore, to practically calculate
(3.26), we may define some bounds for q and r to truncate the summation. A
simple algorithm to calculate the SNDR is described next. Coefficients Y [kKx]
can be computed by adding all the tone complex coefficients (3.25) that alias into
DFT bin kKx. We will establish a noise floor Yref below in which a term CH(q, r)
in (3.21) can be discarded. As larger values of CH(r, q) correspond to smaller
values of q, we will start at q = 1 and sweep index r. When Yref is reached in the
computation of CH(q, r), we no longer need to increase r and can jump to the
next value of q. If the resulting index k (3.24) is above kABW, it can be discarded,
which significantly speeds the computation of SNDR.
Fig. 3.21 shows a comparison between the dynamic ranges obtained by the
behavioral simulation of Fig. 3.13 (simulated SNDR), and the proposed method
(calculated SNDR), considering an OSR = 64 and fs = 1. In Fig. 3.21, two cases
have been plotted ((a) and (b)) to evaluate different rest oscillation frequencies fo,
VCO gain constants KVCO and input tone frequencies fx. The SNDR calculations
were performed with 32K point FFTs and Yref = -150 dBFS. The simulations
deviate from the analytical calculations in less than 0.7 dB.
So far, our discussion has been limited to the first-order single-phase VCO-
based structure, which produces a single-bit output data stream. However, the
proposed approach to analytically calculate the spectrum can be easily extended
to multiphase VCOs as will be shown next.
3.5.2 Extension to first-order noise shaping architectures
with multiphase VCOs
In the previous sections, we discussed the analogy between a VCO-based ADC
and a PFM. This analogy allows analytical calculation of the DFT of the output
sequence and expected SNDR of the converter. The discussion was limited to the
single-phase architecture. However, most of the practical VCO-based ADCs are
constructed using multiphase architectures that produce multibit output data.
Consequently, the analysis made before should be extended to multiphase VCO-
based systems. Even more, most of the multiphase VCO-based ADCs are im-
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plemented with ring oscillators, so we will focus our approach on the study of
multiphase ring oscillators. In addition, a novel architecture will be proposed to
implement a multiphase pulse frequency modulator with an architecture slightly
different from the ring oscillator based one. The analytical calculation of the
DFT will also be made for the case of the new architecture.
3.5.2.1 Multiphase ring oscillator based ADC
The spectral properties of a multiphase VCO-based ADC are retained in the
single-phase case if an equivalent model is employed. This means that similar
equations used to study the performance of single-phase systems can also apply
to the multiphase case.
The conventional architecture of a ring oscillator based ADC is shown in
Fig. 3.22(a). This VCO-based ADC is composed of a ring of M (odd) inverters
whose delays are controlled by the amplitude of the input signal x(t). The mul-
tiphase oscillator output is formed by sampling all the VCO phases wi(t) at fs
and making the first difference (in this case with an XOR gate). The practical
implementation of this circuit was shown in Fig. 3.16(a). Finally, individual out-
puts yi[n] are added into a multibit signal to generate the multibit output data
ymb[n]. Each VCO output can be individually seen as a single-phase architec-
ture (similar to those architectures studied in the previous section), so that the
VCO-PFM equivalence of Fig. 3.2 also applies here. Then, Fig. 3.22(a) turns into
Fig. 3.22(b). To keep the same notation as in the single-phase case, we suppose
that the edge detector only responds to the rising edges of the VCO. Accordingly,
the ring oscillator of Fig. 3.22(b) must oscillate twice than the ring oscillator of
Fig. 3.22(a). In Fig. 3.22(b) we can seize the linearity of filters h(t) to swap them
with the samplers and collapse all the signals into a single filter h(t). We suppose
that the ring oscillator follows (2.19). Provided that signal d(t) is the sum of M
signals with oscillation frequency fosc and that each output is phase shifted by
pi/M , we will have in d(t) a Dirac delta impulse stream of frequency 2M · fosc.
Then, a multibit VCO-based ADC can be represented by an equivalent single-bit
PFM but scaled in frequency by a factor of 2M . If we apply this scaling to (3.21)
and (3.25), the result will analytically describe the DFT of ymb[n]. Finally, we
calculate the SNDR of the system by (3.26).
To validate the proposed equivalence, Fig. 3.23(a) depicts the FFT obtained
by behavioral simulation of a 5-phases multibit VCO-based ADC example (M =
5). Fig. 3.23(b) shows the DFT calculated analytically through (3.25) and the
equivalence proposed before. The parameters used in the system are the following:
fs = 1 GHz, OSR = 32, fosc = KVCO = 125 MHz. A -8 dBFS sinusoidal waveform
with fx = 2 MHz is used as input signal. The obtained SNDR is 50 dB in both
cases.
51
Chapter 3. Spectral analysis of VCO-based ADCs based on pulse
frequency modulation
(b)(a)
SN
D
R 
(d
B)
50
30
20
10
  0
40
-35 -30 -25 -20 -15 -10 -5 0
x(t) (dBFS)
CalculatedA SimulatedA
(a)
CalculatedB SimulatedB
SN
D
R 
(d
B)
50
30
20
10
  0
40
-35 -30 -25 -20 -15 -10 -5 0
x(t) (dBFS)(b)
Figure 3.21: Dynamic range comparison: (a) fo = fs/16, KVCO = fs/32, fx =
fs/8192; (b) fo = fs/32, KVCO = fs/128, fx = fs/4096.
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Figure 3.23: (a) Simulated spectrum, and (b) calculated spectrum for a multi-
phase VCO-based ADC.
In Fig. 3.23 the consistency of the proposed equivalency can be observed. Both
spectra are similar and result in the same SNDR value, with slight differences
due to estimation accuracy in (3.25). Additionally, it can be appreciated that no
peaks are visible in the spectra, differently from Fig. 3.20. This occurs because
the effective oscillation frequency is higher than the sampling frequency according
to the multiphase architecture.
With the goal of making a complete checking of the proposed equivalence,
Fig. 3.24 shows the dynamic range of the 5-phases VCO-based ADC in Fig. 3.23
obtained by behavioral simulation (dashed line). As a comparison, the solid
line in Fig. 3.24 shows the dynamic range obtained from the estimation of 3.25.
The parameters used are the same as in Fig. 3.23. In Fig. 3.24, similar results
between the two ways of estimating the dynamic range can be observed. The
largest difference is around 2 dB, due to accuracy limitations. Both methods
predict a dynamic range value equal to 42 dB.
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3.5.2.2 Multiphase PFM-based ADC
The PFM-based concepts are fundamental for the derivation of the theory ap-
plied to VCO-based ADCs made in this document. However a pulse frequency
modulator can also be applied to build other noise-shaped ADCs. Similar ap-
proaches, as made for multiphase ring oscillators based ADCs, can be used to
perform a theoretical analysis of the behavior of ADCs implemented with pulse
frequency modulators. At present, we will not focus on the circuitry required to
implement a multibit PFM based ADC yet, but will pay attention to a behavioral
model of the system. This system will help us to support the explanations and
the derivation of the theoretical equations.
We already know how to model a single-bit PFM-based ADC (Fig. 3.13).
Extending this structure to a multibit one can be accomplished if we place a
time delay chain composed of several taps after the filter h(t). If we sample the
outputs of the taps and sum all of them into a unique signal, the final signal will
be a multibit one. Fig. 3.25(a) depicts a diagram scheme of the proposed system,
where we can see the new delay line. The delay line is composed of N taps. Each
tap has a nominal delay equal to Ts/N . Fig. 3.25(a) will be used later on because
it is one of the architectures implemented in practice on silicon.
Fig. 3.25(b) shows how signals are distributed in time. It can be seen that
the pulse frequency modulated signal p(t) is connected to the delay line and the
outputs of the taps are combined into a multibit signal yN(t). Conversely to a
multiphase ring oscillator, the delay introduced in the oscillator by each tap of
the delay line is always the same. This means that the output data in both
architectures are different.
Nevertheless, the multibit spectrum in the case of Fig.3.25(a) can also be
calculated using the an equivalent approach as made in the previous section. We
may apply (3.21) to each of the individual outputs pi(t). Then, output signal
yN(t) could be expanded as a trigonometric series resulting from the addition of
each series expansion of pi(t) suitably shifted in time by Ts/N . For the i
th output
pi(t), we will make the following variable change in (3.21):
t′ = t− Ts
N
· i, i = 1...N. (3.27)
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Figure 3.25: (a) Behavioral model of a multibit PFM-based architecture, and (b)
chronogram of the pulse frequency modulated signals.
Coefficients DC, BB and CH remain the same as in (3.21). Accordingly, yN(t)
in Fig.3.25(a) can be calculated as follows:
yN(t) = N ·DC + BB ·
N∑
i=1
cos
(
ωx
(
t′ − Ts
2
))
+
∞∑
q=1
∞∑
r=−∞
CH(q, r)
N∑
i=1
cos
(
(q · ωo + r · ωx)
(
t′ − Ts
2
))
. (3.28)
The proposed variable change can be analytically calculated by noting that:
N∑
i=1
cos
(
t− Ts
N
· i
)
= I · sin (t) +Q · cos (t) .
Q = 0.5 · 1 + cos
(
N−1
N
· Ts
)− cos (Ts)− cos (TsN )
1− cos (Ts
N
) .
I = 0.5 · 1 + sin
(
N−1
N
· Ts
)− sin (Ts)− sin (TsN )
1− cos (Ts
N
) . (3.29)
We have replicated the simulations of the previous section to verify the applica-
bility of the proposed method. Fig. 3.26 shows a dynamic range obtained from
a behavioral model of the system of Fig. 3.25(a) in dashed line. The equivalent
data was calculated analytically using (3.28) and (3.29), shown in solid line in
56
3.6. Conclusion
(b)(a)
Simulated
Calculated
60
50
40
30
20
10
0
SN
DR
 (d
B)
0-5-10-15-20-25-30-35-40-45
x(t) (dBFS)
-50
Figure 3.26: Simulated and estimated dynamic range the multibit PFM-based
ADC architecture.
Fig. 3.26. The dynamic range refers to a multibit PFM-based ADC with eight
taps in the delay line, fs = 1 GHz, OSR= 32, fo = 250 MHz, KVCO = 125 MHz.
The similarity between both dynamic ranges can be appreciated, showing
differences below 2 dB between them. The dynamic range obtained is equal to
46 dB in both cases.
3.6 Conclusion
We have shown a novel methodology to analyze and design VCO-based ADCs
with extended noise shaping properties. The key element of the approach is that
the VCO is considered as a signal encoder, instead of the typical interpretation
where the VCO is viewed as a phase integrator. For this, an exact equivalence
between a PFM and a VCO is established. This equivalence allows to reveal
the fundamental PFM encoding error which forms an ultimate limitation of any
VCO-based ADC and which was quantified in Fig. 3.6.
In a next step, we used the PFM interpretation for a direct construction of
the generic VCO-based ADC of Fig. 3.7. We have shown that the noise shaping
order of this VCO-based ADC architecture is determined by the filter that shapes
the modulation components of the VCO. Ideally, if the correct filter was chosen,
any noise shaping order architecture could be designed. Whereas the version with
first order spectral turns out to be easy to implement, unfortunately, the ideal
high order variants turn out to be complicated to implement in practice. As a
partial solution for this limitation, we have proposed a practical technique to
approximate the second order case through the use of a FIR filter composed of a
delay line.
Finally, we went one step further for the first-order case, through the ana-
lytical calculation of the DFT of the output sequence and expected SNDR for
single tone inputs. The mathematical derivations have been verified by evalu-
ating the dynamic range of a VCO-based ADC example by calculations and by
a behavioral simulation, achieving a 0.7 dB mismatch for the single-phase case.
The approach was also extended to multiphase structures. To prove this ex-
tension, the equivalence between the single-phase case and the multiphase one
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was established, which enables to apply the equations of the single-phase case
to the multiphase case. Similar comparisons between mathematical derivations
and simulations were made for this case, showing a maximum SNDR deviation
of 2 dB between them. The analyzed multiphase architectures were the conven-
tional multiphase ring oscillator based ADC and a novel PFM-based architecture
that makes use of a digital delay line to generate a multibit output. This last
architecture will be analyzed in depth in the following chapters.
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Chapter 4
VCO-based single stage
architectures
Once established the theory for the PFM–VCO equivalence, we will apply it to
the proposal of new VCO-based architectures and also to the analysis of already
known architectures. In this chapter, we will focus on single stage architectures.
Firstly, we will deal with open-loop structures, and then we will make a first
approach to closed-loop structures.
We will also talk about one of the most important and limiting drawbacks
of VCO-based ADCs, which is the non-linear VCO voltage-to-frequency transfer
function, particularly in ring oscillators. A non-linear voltage-to-frequency rela-
tion in the VCO will degrade the performance of open-loop VCO-based ADCs.
Distortion will appear in the final output data and the SNDR will be strongly
restricted. To provide an example to the reader, if we took the system shown in
Fig. 2.10(c) (without any distortion compensation technique applied to the VCO)
and supposed that the VCO is a ring oscillator, the expected SNDR would not be
more than 45 dB for high amplitude input signals placed, for instance, at BW/8
(in order to make the distortion fall in-band). This limit is empirical, but can be
observed by simulations. Note that we have considered a high amplitude input
signal. Then, we may use a low amplitude input signal to decrease the distortion
and achieve a good performance. Unfortunately, this is not always possible. For
instance, in communication applications, high crest factor signals are common to
many modulations such as orthogonal frequency-division multiplexing (OFDM)
or quadrature amplitude modulation (QAM). Consequently, this is not a generic
solution that applies to all the possible environments.
In the following sections we will describe two techniques to mitigate the non-
linearity of the VCO that have been proposed and developed along the years of
research. As a first approach, we will talk about a digital precoding technique
to make the VCO oscillate only at two possible oscillation frequencies, so that
it behaves in a linear way. Secondly, a PFM-based circuit that is inherently
linear will be described. Both of them will be studied making use of the PFM
interpretation.
In this chapter, we will limit the discussion of these techniques to the theoret-
ical domain. However, in collaboration with the company Intel Austria GmbH,
these two architectures were implemented on silicon using a 40-nm complementary
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Figure 4.1: Open-loop VCO-based ADC with pulse width modulator.
metal-oxide-semiconductor (CMOS) process. This allowed us to experimentally
check the performance obtained from a theoretical point of view. We will describe
the circuits implemented on those chips, the measured performance and all the
non-linear effects observed from the simulations and the measurements, later on,
in Chapter 6 (digital precoded system) and in Chapter 7 (PFM-based system).
Finally, we will make a first approach to the implementation of continuous-
time ∆Σ modulators with VCOs (closed-loop structures). We will use the equa-
tions derived from the PFM theory to explain the performance of these structures
and to propose practical applications.
4.1 Digital precoding
As stated above, one of the main limitations of the VCO-based ADCs imple-
mented with ring oscillators is the non-linear voltage-to-frequency conversion.
One technique that can be applied to fix this issue involves employing some kind
of digital modulation between the input signal and the VCO. This way, the VCO
input signal is digital, so that the VCO will oscillate at only two possible oscilla-
tion frequencies. Therefore, the voltage-to-frequency relation will be inherently
linear. In a generic way, the simplest architecture that can be designed with this
technique will follow the scheme depicted in Fig. 2.13. There are several types
of digital modulation that can be used [58]. Nevertheless, pulse width modu-
lated signals have been the typical choice in practice [54–56,72,84]. The resulting
system would look as in Fig. 4.1. This technique allows us to solve the VCO
non-linearity, however we must pay attention to the non-linearity in the digital
precoder and the modulation components associated to the modulator, which can
completely destroy the performance of the converter.
Next, we will describe theoretically the proposed architecture and will show
its performance.
4.1.1 A VCO-based ADC architecture with pulse width
modulated precoding
We have already stated that the main goal of using a digital precoding is making
the VCO work linearly. However, this technique also implies some disadvantages.
One of the most important concerns is the modulation components associated to
the modulation process. Here, we will use a pulse width modulator as the dig-
ital precoder. We can distinguish between synchronous and asynchronous pulse
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Figure 4.2: Spectrum of a natural pulse width modulated sinusoidal wave filtered
by a sinc function.
width modulators. The spectrum of asynchronous pulse width modulated signals
strongly depends on the input signal [55]. Therefore, we will focus on synchronous
pulse width modulators. Within synchronous pulse width modulators, we distin-
guish between natural and uniform pulse width modulators. They show quite
different spectra. These differences were analyzed in [55] and we will not go into
details. In our case, we will use a natural PWM precoding with the purpose
of avoiding the requirement of a sample and hold block in the front-end of the
converter. This block would make the design more difficult and would occupy
a large area. The spectrum generated by a natural PWM precoding was pub-
lished in [85]. According to [85], it is composed of the input signal x(t) and a
set of sidebands components around every multiple of the carrier frequency (fc).
If this signal becomes the input of a VCO-based ADC (as in Fig. 4.1), it will
get through the VCO and will be sampled afterwards. When the signal is sam-
pled, these set of sideband components may alias into the band of interest and
strongly degrade the performance of the converter. This phenomenon is similar
to the aliasing of the pulse frequency modulated components observed when we
theoretically analyzed the VCOs in Chapter 3 with the PFM interpretation. Ac-
cordingly, the relation between the fc and fs is required to be analyzed to achieve
the best possible performance of the system.
Taken the PFM interpretation of a VCO, a generic order open-loop VCO-
based ADC can be modeled as in Fig. 3.7. The pulse shaping filter is assumed
to be a sincn function, with nulls at each multiple of the sampling frequency fs.
This means that, if we connect a pulse width modulated signal to the VCO and
fc tends to fs, mostly of the sideband components of the pulse width modulation
should be attenuated at the output. This is illustrated in Fig. 4.2, where we can
appreciate the shape of a pulse width modulated signal filtered by a sinc function.
Nevertheless, we should note that we deal with two modulation processes
here: the pulse width modulation of the digital precoder and the pulse frequency
modulation of the VCO. The modulation components of the VCO result from
the “re-modulation” of the pulse width modulated signal, that is the input of the
VCO, so that the generated spectrum is quite difficult to analyze in a simple way.
Now, the input signal of the VCO is not a band-limited signal (as can be
observed in Fig. 4.2), which means that the analysis of the modulation compo-
nents is not intuitive and might take us to very complicated equations. According
to [86], if we connect a non-limited band signal to a pulse frequency modulator,
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components at all the possible combinations of the input frequencies will appear
in the output data. Equation (3.3) describes the spectrum of a pulse frequency
modulated signal when the input signal of the VCO is a sinusoidal wave, and
therefore band-limited. In the current case, we would need to apply (3.3) to all
the components of the pulse width modulated spectrum (e.g. fx, fc, fc − fx,
fc − 2fx, ...), which is no practical and useless. Unfortunately, in practice, it
might be difficult to keep the sideband components out of the band of interest for
all the possible situations. E.g. if we look at the sideband components around
fo, they will appear at fo − fc − fx, fo − fc − 2fx, etc; which means that the
performance of our converter will depend not only on the fc, but also on the fx.
The reader might notice that this phenomenon also occurs in Fig. 3.7. However,
if we keep fo much higher than fx, we will be able to keep most of the sidebands
out of the band of interest (the in-band sidebands will generate the fundamental
encoding error described in Chapter 3). In the system built with the pulse width
modulator, if fc or some of its multiples tends to fo, the intermodulated sidebands
components might fall in-band easily, resulting in a system whose performance
strongly depends on fx, fc and fo.
In [55], a wide analysis of this type of architectures were made, stating that,
indeed, the performance of them depends significantly on several parameters as
the type of pulse width modulation, the ratio fc/fs or the input signal frequency
fx. Just to show the reader the high sensitivity of the system, we will provide
two examples: one in which the sideband components do not fall into the band
of interest, and another one in which we have the opposite situation and a very
ugly situation.
In Fig. 4.3(a) we can observe an equivalent system to that shown in Fig. 4.1,
but now without sampling and the equivalent first difference in the continuous
time domain. This system is used to determine what is the power coming from the
modulation processes that fall into the band of interest. Fig. 4.3(b) depicts one
simulation of the system. This simulation was made with the nominal parameters
that will be used later on to design the practical circuit. According to [54], we
should not use integer relations between the carrier, the sampling and the VCO
oscillation frequency (fosc). In this case, we established that both fc and fosc
equals approximately fs/2 (but not exactly that relationship). The VCO is a
7-phases ring oscillator (N = 7) and the input signal is a sinusoidal wave of -6
dBFS. The sampling frequency is fs= 1.5 GHz and BW= 20 MHz. In Fig. 4.3(b)
the spectrum of the pulse width modulated signal xdm(t) is drawn in blue. The
spectrum of signal y(t) is drawn in red. In this case, there are several modulation
components that fall into the band of interest and restrict the performance. The
SNDR is limited to 59 dB. This value is the maximum value of the SNDR that
we can achieve from the system with the selected parameters. Note that this
limitation is equivalent to the limitation depicted in Fig. 3.6, and tends to worse
when sampling. For the moment, it seems that we are dealing with a potential
functional architecture. Now, we will increase fo by only 0.4%. The resulting
spectrum obtained from the VCO is shown in Fig. 4.3(c). It is clearly visible
that the sidebands coming from the VCO fall in-band and completely destroys
the performance of the converter. This is one of the main weaknesses of the
VCO-based ADCs with digital precoding and something that must be seriously
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taken into account when making a practical implementation as we made. In our
case, as will be seen later on, we made a circuit design with several programmable
options to tune the carrier frequency of the pulse width modulator and the VCO
oscillation frequency.
This system can be also analyzed with the PFM-based models proposed in
Chapter 3. In this case, we will start with the linear model depicted in Fig. 4.4(a).
Here, the diagram is quite similar to Fig. 3.10 but adding the modulation com-
ponents due to the pulse width modulator before the VCO (both the frequency
components placed lower than fs/2, MPWM,LF(s), and the frequency components
placed higher than fs/2, MPWM,HF(s)). MVCO,LF(s) and MVCO,HF(s) represent
the same components but due to the VCO modulation. The remaining terms
represent the same as in Fig. 3.10.
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Figure 4.4: Explanation of the spectral shaping of the VCO-based architecture
with digital precoding: (a) Expanded diagram, (b) Simplified diagram.
Similarly to Fig. 3.10, to go from Fig. 4.4(a) to Fig. 4.4(b), we take the high
frequency modulation components (in this case coming from the VCO and the
pulse width modulator), remove them, and add the appropriate aliased terms.
This way, Mal(z) follows:
Mal(z) = [UHF]
∗ =
[
MVCO,HF
sTs
+
MPWM,HF
sTs
]∗
, (4.1)
and Y (z) follows:
Y (z) =[
1− e−sTs
sTs
X(s) +
1− e−sTs
sTs
MVCO,LF(s) +
1− e−sTs
sTs
MPWM,LF(s)
]∗
+
Mal(z)
(
1− z−1) =
≈ X(s)∗ +MVCO,LF(s)∗ +MPWM,LF(s)∗ +
Mal(z)
(
1− z−1) . (4.2)
Note that the aliased terms are first-order noise-shaped as expected. If we com-
pare (4.2) to (3.12), we will notice that in (4.2) we have the low frequency modu-
lation components of the pulse width modulatorMPWM,LF(s). These components
can be typically ignored. As stated before, fs is recommended to be a value close
to fs, which supposes that there are no low frequency components coming from
the pulse width modulator. On the other hand, the termMVCO,LF(s) corresponds
to the components analyzed in Fig. 4.3 (red drawn spectrum). From a practi-
66
4.1. Digital precoding
cal point of view, we have to try that the power of the component MVCO,LF(s)
∗
(which in this case is not negligible as shown in Fig. 4.3) is less that the power of
the component Mal(z) (1− z−1). Otherwise, our architecture will be limited by
the components coming from the pulse width modulator.
If we continue to describe the proposed architecture, we may notice that unlike
conventional VCO-based structures, the VCO input signal is now a digital signal.
This allows us to design the VCO as a gated-ring oscillator (GRO) [87–89]. A
GRO is a type of VCO used when we have only two possible oscillation choices:
oscillating at some frequency or not oscillating (keeping the oscillation phase).
This requirement fits with our design, that’s the reason why we will use it. In
our case, the GRO is a multiphase oscillator that will oscillate between zero and
fs/2. The number of phases in the oscillator equals seven.
After the GRO, we have the digital logic that, firstly, samples the signal and,
secondly, computes the first difference. The seven phases in each oscillator are
combined in seven similar digital paths working in parallel to generate the final
output data. A multiphase oscillator is used to increase the resolution of the
whole system. The details of the circuit will be described in Chapter 6.
Fig. 4.5(a) shows a diagram of the proposed architecture. Fig. 4.5(b) depicts
a behavioral simulation of the proposed system. The oscillation parameters are
equal to those used in Fig. 4.3(b). For a sinusoidal input wave of -6 dBFS, 20-
MHz BW and fs= 1.5 GHz, the SNDR is 54 dB. In Fig. 4.5(b) we can appreciate
the sideband components at high frequency. The position of these components
depends on the relationship between fs, fc, fosc and fx. An incorrect relationship
might suppose that these components fall into the band of interest and reduce the
performance of the converter. According to the simulation made in Fig. 4.3(b),
the resulting SNDR is lower than the value predicted by Fig. 4.3(b). Therefore,
we lose 5 dB due to aliasing.
Later on, when we describe the architecture designed on silicon, we will pro-
vide more details about the architecture, the circuit and the obtained performance
measurements.
4.1.2 Conclusion
A way of making a VCO-based ADC structure work linearly is proposed through
the use of a digital encoder in front of the VCO. In this case, the selected digital
modulator is a pulse width modulator, which encodes the input signal into a dig-
ital signal that is connected to the VCO. This way, the VCO oscillates only at
two possible oscillation frequencies and does not generate distortion at the output
signal. This technique has some important drawbacks. Firstly, we have to con-
sider how the pulse width modulated components get through the VCO because
they can limit the performance of our system significantly. This was analyzed
with the PFM-based theory proposed previously. Behavioral simulations validate
what is explained from a theoretical point of view, giving us an indication of the
high sensitivity of the system and how its performance can be easily destroyed.
Secondly, the linearity of the digital encoder might degrade the ADC performance
similarly to the non-linearity of the VCO. As this system was implemented on
silicon, this issue will be described later on.
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Figure 4.5: (a) Block diagram of the proposed architecture, and (b) behavioral
simulation.
4.2 ADC circuits based on an analog pulse fre-
quency modulator
The PFM interpretation of the VCO allowed us to get analytical equations for
open-loop VCO-based ADC architectures, describe the different errors involved
in the modulation and sampling processes, propose new theoretical architectures,
and provide new approaches to analyze other already known architectures. How-
ever, a pulse frequency modulator is, in fact, a VCO-based ADC and can be used
itself as a converter. In this section, we will describe how a pulse frequency modu-
lator can be turned into an efficient ADC with similar performance to VCO-based
ADCs implemented with ring oscillators. In addition, the architecture we will de-
scribe is not only an efficient ADC architecture, but we can take benefit from its
proper linearity properties. We will describe the architecture of a PFM-based
ADC theoretically and, in Chapter 7, we will talk about the designed circuit of
a pulse frequency modulator prototype implemented in 40-nm.
The pulse frequency modulator architecture implemented on chip uses an ac-
tive integrator. However, this architecture has some drawbacks that will be dis-
cussed later on. Simultaneously with the design of the chip, some new techniques
were identified to fix these drawbacks. In particular, we found that architec-
tures with similar performance could be made with a passive integrator. In this
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Figure 4.6: Laplace-based model of a pulse frequency modulator architecture
followed by a delay line.
chapter, we will also describe theoretically how a pulse frequency modulator with
active integration can be turned into a pulse frequency modulator with passive
integration, which leads to a more linear, less power-consuming and simpler ar-
chitecture.
4.2.1 An efficient ADC implemented with a pulse fre-
quency modulator
The architecture of a pulse frequency modulator with multibit output was already
shown in Fig. 3.25, where we used the PFM interpretation to analytically calculate
the spectrum of the output signal yn[N ]. Now, we will retake that architecture
to talk more about it. For the moment, we will ignore the delay line of the
figure and we will focus on the pulse frequency modulator block, which is already
well-known for us. To match with the performance of a conventional VCO-based
ADC, we must satisfy:
Td =
1
fs
= Ts, (4.3)
where fs is the sampling frequency.
If signal p(t) was sampled, the output spectrum would be first-order noise
shaped. According to the PFM interpretation, we can define a linear model of
the pulse frequency modulator (for simplicity, we do not take into account the
DC component fo). This model is shown in the left side of Fig. 4.6, expressed
in terms of the Laplace ‘s’ variable. Based on this model, the pulse frequency
modulated output signal (P (s)) can be calculated. To identify a sampled signal
in the equations, we use the star operator (·)*, as defined in [32]:
P ∗(s) =
(
KVCO · 1− e
−sTs
s
X(s) +
1− e−sTs
s
M(s)
)∗
. (4.4)
Supposing that fx  fs:
1− e−sTs
s
X(s) ≈ X(s), (4.5)
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we get:
P ∗(s) ≈ KVCO ·X∗(s) +
(
1− z−1)(M(s)
s
)∗
. (4.6)
Equation (4.6) shows that the system works similar to a first-order ∆Σ modulator,
as expected. Whereas the input signal X(s) is seen at the output as it is but
multiplied by the VCO gain, the modulation components M(s) are first-order
noise shaped. Consequently, the pulse frequency modulator architecture could
be used itself as an ADC. Unfortunately, p(t) is a single bit signal, so that, if
we consider it as our converter output signal, it will take us to an inefficient
structure. We will explain next how this architecture can be transformed into an
efficient ADC.
VCO-based ADCs implemented with ring oscillators are typically built with
multiphase ring oscillators [41] that produce a multibit output. In the case of
PFM-based ADCs, a multibit output can be implemented if the oscillating signal
p(t) is sampled after a continuous-time FIR filter [90] using, for example, the
delay line configuration of Fig. 3.25(a). In the right side of Fig. 4.6(b) we can see
the Laplace model of this delay line. Now, the output of the system is defined as
follows:
Y ∗N(s) =
(
N∑
n=1
e−s·n
Ts
N · P (s)
)∗
. (4.7)
If we make the same assumptions as before, we get the following expression for
YN(s)
∗:
Y ∗N(s) ≈ N ·KVCO ·X∗(s) +(
1− z−1)( N∑
i=1
e−s·i
Ts
N
M(s)
s
)∗
. (4.8)
Equation (4.8) shows that the modulation components are filtered by an addi-
tional low-pass FIR filter, at the same time that the input signal is multiplied by
the term N . Let’s now check whether the addition of the delay line to the system
supposes a SNDR improvement. With that purpose in mind, we will study the
differences between the equations that describe both the single-phase and the
multiphase cases, i.e. (4.6) and (4.8) respectively.
On the one hand, regarding the STF derived from (4.6) and (4.8), we get the
following ratio:
STFmultiphase
STFsingle-phase
=
N ·KVCO
KVCO
= N. (4.9)
On the other hand, obtaining the same ratio for the NTF (here we suppose
that our noise term is M(s)/s) is more difficult because the equations of the
NTFs involve expressions that can not be easily simplified. This ratio is defined
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Figure 4.7: Spectral representation of the NTFs of both the single-phase and
the multiphase pulse frequency modulator architectures: (a) in the continuous
domain, and (b) in the discrete domain (after sampling).
as follows:
NTFmultiphase
NTFsingle-phase
=
(
1− e−s·Ts) (∑Nn=1 e−s·nTsN )
(1− e−s·Ts) =
N∑
n=1
e−s·n
Ts
N . (4.10)
As can be observed, the relation is non-intuitive and no meaningful results can
be concluded at a glance. However, empirical conclusions can be obtained from
numerical estimations. Firstly, we have calculated the representation of both
NTFs for a limited spectral gap. If we suppose, for instance, Ts = 1 s and N =
15, the spectral representation looks as in Fig. 4.7(a). The shape of the NTFs is
composed of a set of lobes with nulls in the multiples of fs. When sampling, these
lobes alias and generate the shapes shown in Fig. 4.7(b). It can be appreciated
that both NTFs overlap and the difference between their values is negligible.
From these numerical results, we can empirically establish that the ratio between
the NTFs is equal to one. Although it is an empirical observation, it fits very
well with the results obtained later on by simulation.
According to (4.9) and the results depicted in Fig. 4.7(b), we are able to
deduce the following relationship between the SNDR for the single-phase case
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Figure 4.8: Behavioral simulations of both the single-phase and the multiphase
pulse frequency modulator architectures (the output spectrum is normalized with
respect to the output of the single-phase case).
and the SNDR for the multiphase case:
SNDRmultiphase = SNDRsingle + 20 log10(N). (4.11)
To validate (4.11) we have used a behavioral model of the system shown in
Fig. 4.6, both considering p(t) and yN(t) as the outputs of the system. Just to
provide an example, Fig. 4.8 depicts the output spectra of both cases with a
-3 dBFS sinusoidal input wave, OSR= 128, fo = KVCO = fs/32, and N = 15.
Firstly, we can observe that the power level is similar in both cases according to
the results of Fig. 4.7(b). Secondly, the difference between the SNDRs is equal to
23 dB. According to (4.11), we expect a difference approximately equal to 23.52
dB, therefore our prediction matches with the simulated results.
Then, the delay line of the Fig. 4.6(a) allows us to build a multibit pulse
frequency modulator with improved SNDR. Now, we will propose a circuit to
implement this multibit architecture.
4.2.2 PFM-based ADC with active integration
The first circuit which we came up with when designing the system of Fig. 4.6
is depicted in Fig. 4.9(a). The proposed circuit is composed of an integrator,
an asynchronous comparator with a fixed threshold voltage Vthr, a rising-edge
triggered monostable, and a feedback DAC with a gain KDAC that closes the
loop. In Fig. 4.9(b) we can see an example of the typical waveforms involved in
the oscillation loop. As can be observed, the sign switching of e(t) makes the
integrated signal ei(t) increase or decrease. If the monostable is idle and no pulse
is being generated, e(t) is positive and ei(t) increases. When ei(t) reaches Vthr,
the comparator triggers the monostable and a constant-length pulse is generated.
The pulse is fed back into the integrator. This forces e(t) to be negative and ei(t)
is decreased. When the pulse finishes, ei(t) increases again and the oscillation
cycle is repeated. The lowest value reached by ei(t) at the end of the monostable
pulse depends on x(t). Then, the time that ei(t) takes to reach Vthr afterwards
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Figure 4.9: (a) Circuit for the implementation of the pulse frequency modulator,
and (b) oscillating signals of the loop.
also depends on x(t). If we keep the notation of Fig. 4.9, the oscillation frequency
of the system (fosc(t)) can be calculated as follows:
fosc(t) = fo +KVCO · x(t) =
VDC −KDACVGND
KDACTs (VDD − VGND) +
1
KDACTs (VDD − VGND)x(t), (4.12)
where VDD is the supply voltage and VGND is the ground supply.
As can be observed, fosc(t) depends linearly on x(t). As opposite to prior
works, the linearity does not depend on the compensation of the nonlinear delay
dependence of an inverter [47] or on digital calibration circuits [41]. Additionally,
if we compare this architecture to conventional first-order continuous-time ∆Σ
modulators, our output is multibit without requiring a multibit DAC (typically
no linear) and a flash quantizer.
If we focus now on the integrator of Fig. 4.9(a), there are several ways to
implement it. With the goal of making the design as simple as possible, we can
split up the integrating path into two different paths. On the one side, we inte-
grate the input signal with a transconductance that injects a current proportional
to the input voltage into a capacitor. On the other side, the integration of the
digital pulse is made by a digitally controlled current source. As the digital pulse
remains always constant both in width and in amplitude, it is connected to a cur-
rent source that injects a current into the capacitor or not depending on the logic
state of the pulse. Fig. 4.10(a) shows the proposed circuit. As can be observed,
we have now two different integrating paths: one made with the transconductance
gm, and the other one made with the digitally controlled current source IDAC. We
will also add a fixed current source IDC to control the rest oscillation frequency,
as will be seen later on. If we directly sample y(t)(y(t) is now equivalent to p(t)
in Fig. 3.25(a)), we will be dealing with a single-phase architecture. To extend
the circuit to a multiphase architecture we can design the monostable in such a
way that it works similarly to the delay line of Fig. 4.6. Fig. 4.10(b) shows how
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Figure 4.10: Pulse frequency modulator with active integration and separated
integrating paths.
to build the monostable with CMOS inverters, making a delay line composed of
N phase outputs. Here, the buffer composed of two CMOS inverters represents
the taps of the delay line and delays Ts/N . Finally, if we want to build an ADC,
each phase θi will be sampled and summed to produce a multibit output signal.
A behavioral model of this PFM-based ADC was simulated to check the per-
formance of the system. Fig. 4.11 depicts the results of the simulation. The
parameters used in the simulation are: fs= 1 GHz, BW= 20 MHz, fo=KVCO=
250 MHz and N= 15. The input signal is a -3 dBFS sinusoidal waveform with fre-
quency equal to 1 MHz. The resulting SNDR equals 58 dB. It can be appreciated
that the spectrum is first-order noise-shaped.
The architecture of Fig. 4.10 corresponds to the circuit designed in the 40-nm
chip. More details about the circuit implementation will be provided in Chapter
7, also with the measurements of the chip. The simulation of Fig. 4.11 was made
with the nominal parameters of the chip.
According to (4.12), the proposed system shows a linear voltage-to-frequency
conversion. However, taken into account the design of Fig. 4.10(a), we may notice
that the transconductance is outside the oscillation loop. Therefore, potential
non-linearity in the voltage-to-current conversion of the transconductance will
not be compensated at any point, which means distortion in the output data and
degradation of the converter resolution. This is the main drawback of the system
of Fig. 4.10. In Chapter 7 we will see that the solution adopted to this problem
requires designing a highly linear transconductance. Nevertheless, it is not the
unique possible solution. Next, we will describe, from a theoretical point of view,
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Figure 4.11: Behavioral simulation of the PFM-based ADC of Fig. 4.10.
two techniques to deal with this issue.
4.2.3 Pulse frequency modulator with resistive input and
digital correction of non-linearity
In the previous section, we talked about the implementation of a PFM-based
ADC with an active integration based on splitting up the integration into two
different paths: the path of the input signal and the path of the digital pulse.
The drawback is that, due to the open-loop transconductance, non-linearity in
the integration of the input signal cannot be compensated and might degrade the
final performance.
One way to deal with this issue may consist on a digital correction of the
non-linearity once the data are collected. However, to make the appropriate
corrections, we need to know the equations that model the non-linearity, which
is difficult to infer because they depend on the behavior of the transistors that
compose the transconductance.
A passive RC filter is a circuit that can be used to make a lossy integration.
The problem is that the integration is based on an exponential behavior and it
is quite non-linear. Nevertheless, it accomplishes with the requirement of having
a well-known static non-linearity because the equations that model the perfor-
mance of a RC filter can be easily estimated. Then, we propose to replace the
transconductance of Fig. 4.10(a) by a RC filter and correct the non-linearity after
sampling.
Fig. 4.12 shows the proposed PFM-based architecture. As can be observed,
we use a RC filter to make the integration of the input signal x(t). To show the
performance of the system, we made the simulation depicted in Fig. 4.13. The
simulation was made with N =15 taps in the monostable and all the parameters
(R, C, IDAC, etc) calculated in such a way that the oscillation parameters were
in the same order as in Fig. 4.11. This way, we can compare both simulations.
The sampling frequency, the OSR and the input signal parameters are the same
as in Fig. 4.11. It can be observed that the resolution is strongly degraded by
distortion. Whereas the ideal resulting SNDR is 58 dB (Fig. 4.11), here we get a
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Figure 4.12: PFM-based architecture with front-end passive integration.
Figure 4.13: Behavioral simulation of the system of Fig. 4.12.
SNDR of 39 dB.
As stated above, the advantage of the system of Fig. 4.12 is the possibility of
mathematically correcting the non-linearity by post-processing the output data.
If the RC product is measured in an initial calibration phase and the circuit
design parameters are known, non-linearity can be estimated. In addition, a RC
time constant is less influenced by process-voltage-temperature (PVT) variations
than the voltage-to-frequency dependence of a ring oscillator. Provided that the
inverse function of the voltage-to-frequency conversion of the PFM-based system
can be calculated, we will be able to recover digitally the input data with much
less distortion.
The equation that defines the oscillation frequency fosc(t) follows:
fosc(t) =
1
Ts −RC · ln Vthr−VDC−x(t)
e−
Ts
RC (IDACR+Vthr−VDC−x(t))−IDACR
, (4.13)
which is a non-linear expression with respect to the input signal x(t). From (4.13)
we can isolate the input signal x(t):
x(t) =
−1
1− e−T (t)RC
(
e−
T (t)
RC (RIDAC + Vthr − VDC)
)
+
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Figure 4.14: Digital post-processing of the ouput data.
−1
1− e−T (t)RC
(
−e−T (t)−TsRC RIDAC − Vth + VDC
)
, (4.14)
where T (t) = 1/fosc(t).
Therefore, we have an expression that provides us the input voltage amplitude
when the output oscillation frequency of the pulse frequency modulator is known.
The oscillation frequency can be obtained by means of a moving average filter
applied to the output data. This filter will be built as a FIR filter of NFIR unity
delays whose outputs are summed. However, before that, to better make the
distortion correction, we will filter the output data with low pass digital filter,
which is anyway required to implement a complete ADC in the post-processing
stage. Then, we will estimate the oscillation frequency with a FIR filter, decimate
the data and apply to them the inverse function of the non-linear voltage-to-
frequency. Correction after the decimation eases the implementation of (4.14), as
computations can be made at much lower sampling rate. The flow of the data in
the post-processing stage is depicted in Fig. 4.14.
Fig. 4.15 shows a simulation of the proposed distortion correction method.
The simulation parameters are the same as in Fig. 4.13. In the post-processing
line, a 6th-order low-pass Butterworth filter as the low-pass filter (cut-off fre-
quency at 20 MHz) and a FIR filter as shown in Fig. 4.14 with NFIR = 16 were
used. The final corrected data were decimated to reach the Nyquist sampling
rate. The blue-drawn spectrum represents the non-corrected output data once
low-pass filtered. The SNDR for this case equals 34 dB (according to Fig. 4.13).
The red-drawn spectrum represents the corrected output data at the end of the
post-processing operations. The SNDR equals 57 dB, which supposes a SNDR
improvement of 25 dB. As can be observed, the distortion is highly mitigated
while keeping similar quantization noise power level.
The performance of this correction technique depends on the complexity of
the post-processing digital chain. For instance, the higher the number of taps
used in the FIR, the higher the SNDR improvement. However, if the level of
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Figure 4.15: Post-processed output data with no correction (in blue) and with
correction (in red).
taps is increased, the circuit complexity will also be increased and the number of
bits required to represent the output data will be higher. An analysis on how to
optimize the performance of this technique is out of the scope of this section.
The proposed technique allows us to correct the non-linearity of the PFM-
based ADC shown in Fig. 4.12. Once corrected, the advantage of the system is
the potential decrease of power consumption due to the removal of the front-end
transconductance of Fig. 4.10(a). At the same time we are dealing with a simpler
architecture, in which there is no need of a highly linear transconductance that
might be challenging to design. In addition, the circuitry required to correct
the linearity is not complex and the area occupied by the whose system is not
significantly increased.
Next, we will go one step further in the process of making the PFM-based
architecture as simple as possible. In this section, we have replaced the front-end
active integrator by a passive integrator. Nevertheless, the digitally controlled
current source of the feedback path remains and we need extra digital logic to
mitigate the distortion. In the next section, we will replace the feedback current
source by a resistor. This will take us to a very simple pulse frequency modula-
tor architecture with a non-linear voltage-to-frequency relation that can be kept
under control if some considerations are taken into account.
4.2.4 Pulse frequency modulator with passive RC loop
filter
If we take the system of Fig. 4.12 and replace the feedback current source by
a resistor, the resulting system will look as shown in Fig. 4.16. Similarly to
(4.13), we can estimate the oscillation frequency of the system. According to the
nomenclature of Fig. 4.16, fosc(t) follows:
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fosc(t) =
− (R1 +R2)
R1R2C · ln
(
−R1Vthr+R2(x(t)+VDC−Vthr))
e
− (R1+R2)Ts
R1R2C (R1(VDD−Vthr)+R2(x(t)+VDC−Vthr))−R1VDD
)
− Ts (R1 +R2)
,(4.15)
where VDD is the supply voltage of the system.
If we concentrate on the linearity, (4.15) is a complicated and non-intuitive
equation. It is difficult to notice which parameters are really important when de-
signing a linear system. To simplify the equation, we will make some assumptions.
Firstly, we will suppose that R1 = R2 = R. Secondly, we will make Vthr = VDD/2.
With these considerations (4.15) becomes:
fosc(t) = − 2
RC · ln
(
x(t)+VDC−2Vthr
e−
2Ts
RC (x(t)+VDC)−2Vthr
)
− 2Ts
. (4.16)
Now, if we make the length of the digital pulse (which here matches with the
sampling period Ts) tend to zero and make the RC product tend to infinity,
fosc(t) will not depend on the input signal x(t). Therefore, as a first approach,
the lower the length of the digital pulse and the higher the RC product, the lower
the gain applied to the input signal and the higher the linearity of (4.16). Another
possible approach is taking (4.16) and estimate the Taylor series expansion. Once
estimated, we will see that the power of the harmonics components is directly
proportional to the RC product and inversely proportional to the length of the
digital pulse. In ideal conditions, if the digital pulse matches exactly with Ts, it
can be directly sampled with no problem. However, in real applications, we will
deal with variations with respect to the nominal value and the length of the pulse
will never equal exactly Ts. The consequences of this phenomenon were shown
in Fig. 3.14. Consequently, although in Fig. 4.16 we sample directly the digital
pulse, in practice, we need to isolate the digital pulse with respect to the sampled
data. This can be done with the sampling circuit of Fig. 3.18(a). In addition, if
we use this circuit, we can modify the length of the digital pulse to improve the
linearity of the system.
Fig. 4.17 shows a behavioral simulation of the proposed system where the re-
sulting SNDR almost equals the ideal one (Fig. 4.11). The oscillation parameters
are the same as in Fig. 4.11 with an RC product equal to 5·10-8 s, and digital
pulses with length equal to 1 ns. As observed, the power of the distortion com-
ponents are similar to the power of the distortion components of Fig. 4.15 when
correction is applied, but without the need of digital correction.
The advantage of the proposed system is that it is the simplest PFM-based
architecture that can be implemented in terms of the integration of both the
input signal and the feedback pulse. The power consumption is also reduced
because we do not need neither an active transconductor nor extra digital logic.
In addition, the linearity of the system can be kept under control if correct design
parameters are selected. The main drawback is that high-resolution architectures
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Figure 4.16: PFM-based architecture with complete passive integration.
Figure 4.17: Behavioral simulation of the system of Fig. 4.16.
might require a high value of the RC product, which supposes large silicon area.
4.2.5 Conclusion
Along this section, we have been working on the development of a structure to
implement in practice a PFM-based ADC. We explained how a pulse frequency
modulator can be used as an efficient ADC, showing similar performance as ring
oscillators based systems. The foundations of all the content described in this
section are based on the PFM theory explained in Chapter 3. Once understood
how a PFM-based ADC works, we proposed several circuits to make a practical
implementation. Firstly, we proposed to use a PFM-based architecture in which
a totally active integration was used. This architecture was intrinsically linear.
Then, we split up the integration process into two different paths: the path of
the input signal and the feedback path, which took us to an architecture whose
implementation on silicon will be described later on. Secondly, we replaced the
active integration of the input signal by a passive integrator and digitally correct
the distortion after sampling. Finally, we proposed a PFM-based structure with
complete passive integration in which the distortion can be kept under control if
some design considerations are taken into account. This last system is a simple
architecture that can be used to produce efficient ADCs.
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4.3 A first approach to the implementation of
VCO-based closed-loop architectures
So far, we have focused our research on open-loop VCO-based ADCs (although it
is true that the proposed circuit to implement a pulse frequency modulator is a
closed-loop circuit, at system level, it works similar to an open-loop architecture,
Fig. 4.6). However, the PFM interpretation also provides us useful information
that can be applied to the design of closed-loop VCO-based architectures. In this
section, we will make a brief approach to summarize the main concepts derived
from the PFM theory when implementing closed-loop structures. We will keep
our attention on continuous-time ∆Σ modulators built with VCOs.
In principle, the implementation of continuous-time ∆Σ modulators with
VCOs shares the benefits of other time-encoding techniques which map the am-
plitude of a signal into a pulsed waveform. Time-encoded signals are of dig-
ital nature. Therefore they are less sensitive to noise and supply limitations,
and can be post-processed with digital circuits. However, these a priori advan-
tages have shown to be efficient only when combined with other analogue tech-
niques [44, 91–93]. Some of these limitations can be attributed to an incomplete
understanding of VCO-based ADCs. The use of VCOs as analog integrators in
continuous-time ∆Σ modulators is based on the assumption that a VCO is a phase
integrator. This fact has been the pillar that supports all system level modeling of
VCO-based continuous-time ∆Σ modulators so far. However, a closer look to how
a VCO processes the input signal shows that some signal-dependent modulation
components are also introduced (Fig. 3.3), making the integration “imperfect”.
Therefore, that system level modeling is based on an implicit approximation,
namely the VCO output signal conveys the input signal in its low-pass spec-
trum once demodulated. With this integrator equivalence in mind, high order
continuous-time ∆Σ modulators and even analog filters have been proposed used
VCOs only [45, 48, 67, 94, 95]. Assuming that a VCO is a phase integrator, we
may derive an easy rule to replace a conventional analog integrator by a VCO
plus some digital logic (for instance, a counter). Using this easy rule, several
working circuits have been successfully implemented. Nevertheless, some unclear
questions arise. For example, what is the right choice for the rest oscillation fre-
quency, what is the effect of connecting in cascade several VCO-based stages in
terms of the modulation components or how the VCOs affect to the stability of
the loop. These issues cannot be clearly answered with the integrator model.
The PFM theory can be also applied to the design of VCO-based continuous-
time ∆Σ modulators and can be used to answer the previous queries that have
not answered using the classical approaches yet. In this section, we will make a
first approach to the application of PFM theory to the design of those systems,
providing the mathematical foundations (equations that describe the output of
a VCO-based integrator) and showing some application examples. This topic
might be the starting point of an interesting and productive line of research for
the future, but further investigations are out of the scope of this document.
81
Chapter 4. VCO-based single stage architectures
x(t)
VCO ᵟ(t)w(t) d(t)
PFM
  edge
detector
∫ y(t)
Figure 4.18: PFM followed by an integrator.
4.3.1 An “imperfect” integrator built with a VCO
As stated in the previous sections, a VCO can be analyzed as a signal encoder if
the scheme depicted in Fig. 3.2 is considered. Making the same assumptions for
the input signal x(t) and the oscillation parameters of the VCO as in that figure,
signal d(t) will follow (3.3).
Now, we will place an integrator connected to d(t) (Fig. 4.18). Then, the
expression that describes y(t) is:
y(t) =
∫ t
0
d(τ)dτ =
fot+KVCO
∫ t
0
x(τ)dτ +
fo
∞∑
q=1
∞∑
r=−∞
1
pi (q · fo + r · fx)Jr
(
q · AKVCO
fx
)
(
1 +
rfx
q · fo
)
sin (2pi (q · fo + r · fx) t) . (4.17)
As can be observed, the input signal x(t) is integrated and multiplied by a gain
term. Therefore, we are dealing with a structure that can be used to integrate
signals. However, there are several high-frequency modulation components (we
suppose that fo >> fx). These modulation components make the integration
“imperfect”. Finally, there is a growing term in time fot. In a real implementa-
tion, this growing term must be compensated in some way. Due to the PFM-based
nature of the system, hereinafter, we will refer to the structure of Fig 4.18 as a
PFM-based integrator (PFMI).
The system of Fig. 4.18 can be used as a single ended integrator. To com-
pensate the growing term in time, a similar PFM-based structure must be placed
in parallel with the previous one, but this second PFMI will be connected to a
constant input signal that make the VCO oscillate always at the rest frequency fo
(in our particular case x(t) = 0). The output d(t) of the first PFMI (designated
as d1(t)) follows (3.3) and the output of the second PFMI (d2(t)) follows:
d2(t) = fo +
∞∑
q=1
2fo cos (2pi · q · fot) . (4.18)
If we subtract both signals and calculate the integral of the subtraction, the
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Figure 4.19: (a) Single ended PFMI, (b) Differential PFMI.
output signal y(t) can be expressed as:
y(t) = KVCO
∫ t
0
x(τ)dτ +
fo
∞∑
q=1
∞∑
r=−∞
1
pi (q · fo + r · fx)Jr
(
q · AKVCO
fx
)
(
1 +
rfx
q · fo
)
sin (2pi (q · fo + r · fx) t)−
fo
∞∑
q=1
1
pi (q · fo) sin (2pi (q · fo) t) . (4.19)
Now, the growing term in time does not appear anymore. This way the system
output will remain bounded in time.
A practical single-ended architecture implemented with a PFMI can be built
with the circuitry depicted in Fig. 4.19(a). Note that the integration of a Dirac
delta impulse is a constant value, so that the integrator can be implemented with
a counter that increments its count value at every Dirac delta impulse (making
each value increment matches with the integrated “area” of a Dirac delta impulse).
As every Dirac delta impulse matches in time with the rising edges of the VCO,
we can directly connect the counter to the VCO. The counter will make the
operations of both the edge detector and the integrator.
However, continuous-time ∆Σ modulators are typically implemented with dif-
ferential integrators. The extension of the single ended PFMI to the differential
PFMI can be easily made. In a differential architecture, the second VCO will be
connected to the complementary input of the first VCO, instead of being con-
nected to a constant value. This is shown in Fig. 4.19(b), where the input signal
of the first VCO is xp(t), and the input signal of the second VCO is xn(t). These
signals are defined as follows:
xp(t) =
x(t)
2
, xn(t) = −x(t)
2
. (4.20)
So far, an input signal x(t) with initial phase θ =0 was supposed for simplicity.
If the initial phase θ 6= 0, the expression for the modulation terms of (3.3) will
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change according to [77]:
d(t) = fo +KVCO · x(t) +
2fo ·
∞∑
q=1
∞∑
r=−∞
Jr
(
q · AKVCO
fx
)
(
1 +
rfx
q · fo
)
cos
(
2pi (q · fo + r · fx) t+ rθ − qAKVCO
fx
sin θ
)
. (4.21)
We will suppose that the initial phases are θp = 0 and θn = pi (for the P-side
and the N-side of the differential structure respectively). If we apply these initial
phases to (4.21), make the subtraction between (3.3) and (4.21) and integrate the
result, we will get the following expression for y(t):
y(t) = KVCO
∫ t
0
xp(τ)dτ +
fo
∞∑
q=1
∞∑
r=−∞
1
pi (q · fo + (2r + 1) · fx)
J2r+1
(
q · AKVCO
fx
)
(
1 +
(2r + 1) fx
q · fo
)
sin (2pi (q · fo + (2r + 1) · fx) t) . (4.22)
All the even modulation components placed at the surroundings of each multiple
of the rest oscillation frequency fo are removed, just as in traditional differential
structures.
Observing the mathematical foundations of the PFMI architecture, we notice
that this architecture works as an “imperfect” integrator in which modulation
components are added. If we want to build ∆Σ modulators with this structure,
then we may think on replacing conventional opamp-based integrators by PFMIs.
With this purpose in mind, we will firstly propose a linear model for the PFMI (for
simplicity we will deal with the single ended architecture). According to (4.19),
a PFMI follows the linear model depicted in Fig 4.20(a). If the integrator block
is moved before the summation block, we will get the model of the left side of
Fig. 4.20(b). This last model is similar to the conventional white noise model used
in ∆Σ modulators when representing the process of integration and quantization
(right side of Fig. 4.20(b)). However, there is one important difference, whereas
the white noise model is a statistical model, we know the analytical equations
that describe the modulation components. Note that for a complete equivalence
the gains of both models must match, that’s why we need to accomplish with the
following condition:
KVCO = fs. (4.23)
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Figure 4.20: (a) Linear model for PFMI, (b) Equivalence between PFM-based
and conventional integrator.
Therefore, by now, we have achieved a VCO-based linear model that can be used
to design continuous-time ∆Σ modulators. Our model has the advantage of being
based on well-known equations that may allow us to determine what is the effect
of the modulation components regardless the position of the VCOs in the ∆Σ
loop. This way we will be able to correctly choose the oscillation parameters of
the VCOs and optimize the system performance. Stability analyses might also
be made with this approach. Equations (4.19) and (4.22) are the starting point
of further investigation that is out of the scope of this document. Our propose in
this section is only providing the mathematical foundations based on the PFM
theory to the design of continuous-time ∆Σ modulators (or even analog filters)
with VCOs.
In closing, we will provide some examples of the PFMI-based model of Fig. 4.20(b)
applied to the design of continuous-time ∆Σ modulators.
4.3.2 Application examples
Firstly, we will deal with the simplest continuous-time ∆Σ modulator, which is
the first-order system. Fig. 4.21(a) shows the system built with the conventional
integrator in the left side and the equivalent system with the PFMI in the right
side. Fig. 4.22 shows the behavioral simulations for both of the systems depicted
in Fig. 4.21(a). One-bit quantizer is used for the conventional case, and fo =
KVCO = fs is used for the PFMI-based case. The OSR is 64 and we use a -3
dBFS sinusoidal input signal. The resulting SNDR equals 53 dB, is the same for
both cases, and the spectra look similar. Although in practice this PFMI-based
system is not an efficient implementation of an ADC, it permits us to validate
the proposed equivalence.
For the behavioral simulation, the single-ended PFMI model shown in Fig. 4.19(a)
was used. However, in practical designs, using a second VCO to compensate the
growing term of (4.17) is not appropriate. This architecture can be easily sim-
plified if we use the feedback path to compensate this term. The only thing we
have to do is placing the sampler before the loop. Then the integration process
is split up into two different paths. On the one hand, we have the integration of
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Figure 4.21: PFMI-based first-order noise-shaping architecture: (a) Linear mod-
els, (b) PFMI-based implementation with open-loop VCO, (c) Implementation
with an up-down counter
the input signal that is made by the VCO and, on the other hand, we have the
integration of the feedback loop that can be made in the discrete domain. These
considerations take us to the model of Fig. 4.21(b), which is strictly equivalent
to the models of Fig. 4.21(a). If analyzed, we notice that the feedback can be
implemented in practice with a counter that decrements the count value with
the rising edges of the clock signal, leading to the system of Fig. 4.21(c). This
simplification was used in practice in [48].
Approaches to the design of higher order architectures were also made with the
proposed equivalence, for instance, to design a third order noise shaped structure.
We used [96] to design a third-order continuous-time ∆Σ modulator and, later
on, design its PFMI-based equivalence. Fig. 4.23 shows both systems.
The main difference between both systems lies in the modulation components
added in each integration stage for the model implemented with VCOs (called
M ′1(s), M
′
2(s), and M
′
3(s)). These components are differently shaped depending
on the stage they belong to (in our example M ′1(s) is first-order shaped, M
′
2(s) is
second-order shaped, and M ′3(s) is third-order shaped). Consequently, we have
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Figure 4.22: Behavioral simulations for the first-order continuous-time ∆Σ mod-
ulator implemented with a conventional integrator (a), and implemented with a
PFMI (b).
to choose the rest oscillation frequencies of each stage very carefully with the goal
of making them not limit the expected performance of the system. The easiest
way to proceed is increasing the rest oscillation frequency as we go from the last
VCO to the first one. This way, the modulation components that are less-order
shaped are further away from the band of interest.
Fig. 4.24 shows a behavioral simulation of both systems. For Fig. 4.23(a),
one-bit quantizer is used. For Fig. 4.23(b) fo,1 ≈ 6fs, fo,2 ≈ 2.5fs, fo,3 ≈ 2fs,
and KVCO,1 = KVCO,2 = KVCO,3 = fs. We use a OSR equal to 256 (in order
to help us to get the oscillation components away from the band of interest)
and a -12 dBFS sinusoidal input signal. Note that the difference between the
rest oscillation frequencies of two successive VCOs is much higher than twice the
bandwidth considered for the converter.
The resulting SNDR is 108 dB for both cases. Third-order noise shaping is
clearly visible in both systems. The architecture implemented with VCOs shows
intermodulation components due to the different oscillation frequencies of the
VCOs. In this case, we followed the rule stated above by which the slowest VCO
is the last one and we increase the rest oscillation frequency as we go from the
last stage to the first stage.
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Figure 4.23: Linear model of a third-order continuous-time ∆Σ modulator im-
plemented with conventional integrators (a), and implemented with VCOs (b).
4.3.3 Conclusion
In this section, we have shown the mathematical foundations that describe the
integration process when VCOs are used to carry it out. This integration is as-
sociated with a modulation process that makes the integration “imperfect”, and
must be considered when implementing continuous-time ∆Σ modulators with
VCOs. The equations we have provided may be the way of answering many of
the queries unsolved when designing this type of system. We have also provided
a linear way of introducing the VCO-based integration into the linear models
typically used when designing ∆Σ modulators, showing the equivalence with a
conventional analog integrator. Finally, we have provided two application exam-
ples that validate the proposed equivalence.
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Chapter 5
VCO-based multistage noise
shaping architectures
In Chapter 3 we proposed a new methodology for the analysis of open-loop VCO-
based ADCs. We showed that, ideally, in Fig. 3.7 any noise shaping order can be
achieved if the proper filter Hn(s) is selected. However, in practice, only the first-
order case or an approximation to the second-order one can be implemented.
This supposes one of the limitations of open-loop VCO-based structures. To
overcome this issue, an increase of the noise-shaping order is usually accomplished
by incorporating analogue integrators into a ∆Σ loop combined with VCO-based
quantization [44]. However, the performance of these systems is restricted by the
power consumption of the analog integrators. Alternatively, continuous-time ∆Σ
modulators implemented only with VCOs were proposed in [45,74].
One potential solution to increment the order of the converter is to build VCO-
based multistage noise shaping architectures (MASH) [97], where each stage is
a first-order VCO-based architecture. In this chapter, we will explain how the
generic VCO-based architecture can be placed in cascade configurations to form
MASH structures. In principle, the approach can be done for any order of the
generic VCO-based ADC. Nevertheless, we will limit the discussion to the case
where the generic VCO-based ADC is first-order noise-shaped because this is the
structure that can be implemented in practice. We will describe a MASH archi-
tecture built with two VCO-based stages, so that the resulting structure exhibits
second-order noise shaping [98, 99]. A brief extension to structures with more
than two stages will also be proposed. We will see that the PFM interpreta-
tion of the VCO-based architectures will allow us to get a major understanding
of the spectral processes involved in MASH architectures. Furthermore, we will
be able to analyze practical limitations of these structures, such as the finite
interconnection bandwidth and gain mismatch between stages.
Then, a novel technique to optimize the NTF zeros of MASH configurations
will be proposed. This technique will be applied to VCO-based MASH architec-
tures and it will be validated through behavioral simulations.
Finally, how to build MASH architectures with a digital precoded VCO-based
first stage will be also described.
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5.1 Analysis of MASH VCO-based ADC archi-
tectures using the PFM theory
The operating principle of our proposed MASH architecture can be understood
from the model shown in Fig. 5.1. It consists of a first VCO-based ADC, an
error estimator block and a second VCO-based ADC. In the figure, each VCO-
based ADC is modeled according to the previously derived model of Fig. 3.10. As
before, to simplify the discussion, the VCO gains were normalized to unity and the
offset contributions corresponding to the VCO rest oscillation fo were omitted.
On the top level, the architecture is similar to typical continuous-time MASH
∆Σ modulators [100, 101], which also consist of a first ADC, an error estimator
and a second ADC. However, in our case, no conventional analog blocks (such
as opamps, comparators, ... ) are used, only VCOs and digital circuitry. The
first VCO-based ADC is driven by the overall input signal X(s) and produces
a digital, discrete time output signal Y1(z). From the analysis above, we know
that:
Y1(z) = [STF (X(s) +M1,LF(s))]
∗ + U1,al(z)(1− z−1), (5.1)
where the aliased modulation component U1,al(z) is given by:
U1,al(z) =
[
M1,HF
sTs
]∗
. (5.2)
In practice the performance is limited by the first order differentiated contribution
of U1,al(z).
+
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1
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U1(s) Y1(z)
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error
estimator
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Figure 5.1: Model describing the proposed 1-1 VCO-based MASH.
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The key enabling element in our proposed structure is the error estimator
block, which generates a continuous-time signal e(t). Signal e(t) is an estimation
of the dominant first stage’s error. Since this error is the aliasing error U1,al(z) that
occurs in the sampler, the error signal can be obtained by taking the difference
between the sampler’s input and its output, as shown in Fig. 5.1. To be more
precise, we can write E as:
E = U1,LF + U1,HF − [U1,LF]∗HZOH − U1,al(z)HZOH, (5.3)
where U1,LF and U1,HF are defined as follows:
U1 = U1,LF + U1,HF, (5.4)
with
U1,LF =
X +M1,LF
sTs
, (5.5)
U1,HF =
M1,HF
sTs
. (5.6)
Here, abstraction is made from the transform domain (either frequency domain or
s-domain), and we are implicitly assuming that the s-domain representation of the
’z’-variable is esTs . As before the subscript LF denotes low frequency components
that are not prone to aliasing. The transfer function HZOH corresponds to the zero
order hold pulse and equals (1− e−sTs)/(sTs). Clearly when taking into account
that for low frequencies HZOH ≈ 1, we immediately see that the low frequency
component ELF of our error estimation E corresponds to the aliasing error:
ELF ≈ −U1,al,
which is the desired behavior. This error signal E drives the second VCO and
hence, in a similar way as for (5.1), we can write:
Y2(z) = [STF (E(s) +M2,LF(s))]
∗ + U2,al(z)(1− z−1). (5.7)
Now, the core idea of a MASH structure is to pass each stage’s output through
proper noise cancellation filter (NCF) and combining them into the overall output
signal Y (z). If done appropriately , the error from the first stage is removed and
overall higher noise shaping order is achieved. The most obvious choice for the
noise cancellation filters NCF1 and NCF2 is
1:
NCF1 = 1, NCF2 = 1− z−1. (5.8)
Then the overall output signal Y (z) is obtained as:
Y (z) = NCF1 · Y1(z) +NCF2 · Y2(z)
= Y1(z) + (1− z−1) · Y2(z). (5.9)
1If we work with non unity values of KVCO appropriate gain factors should be added to the
noise cancellation filters.
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If we now make the approximation that the filter effect of the zero order hold
pulse is negligible we can write the overall output as:
Y (z) ≈ [STF ·X(s)]∗+
[STF ·M1,LF(s)]∗+(
1− z−1) · [1− STF]∗ · U1,al(z)+(
1− z−1) · [STF ·M2,LF(s)]∗+(
1− z−1)2 · U2,al(z). (5.10)
In the above expression, we can make the further approximation that in the
signal band the signal transfer function STF is approximately unity. Then the
expression can be further simplified into:
Y (z) ≈ [X(s)]∗ + [M1,LF(s)]∗ +(
1− z−1) · [M2,LF(s)]∗ +(
1− z−1)2 · U2,al(z). (5.11)
From this expression we see that there are three terms that can degrade the
performance. First, there is the contribution from M1,LF, the fundamental PFM
encoding error of the first stage (see Fig. 3.6). The way to keep this error con-
tribution under control is to limit the input signal amplitude and to operate the
first VCO at a sufficiently high effective oscillation frequency. Second, there is
a contribution from M2,LF, the fundamental PFM encoding error of the second
stage. This contribution is first order differentiated, and hence should not limit
the performance. However, the input of the second VCO is the error signal whose
amplitude is large, which is not a favorable situation for this error contribution
(see Fig. 3.6). Hence, to keep this error contribution under control the second
VCO should be operated at a sufficiently high effective oscillation frequency. Fi-
nally, there is the second stage aliasing error. If the appropriate measures are
taken to control the fundamental PFM encoding error terms, (5.11) can be further
simplified into:
Y (z) ≈ [X(s)]∗ + (1− z−1)2 · U2,al(z). (5.12)
In this expression we see that the limiting factor is formed by the second stage
aliasing error, but this error exhibits a second-order spectral shaping.
5.1.1 Practical implementation
The key element in the practical implementation is the error estimator block. In
order to better understand its operation, Fig. 5.2 shows the relevant time domain
waveforms: i.e. d1(t), u1(t), the sampled and held version of u(t) (us,ZOH(t)) and
the error signal e(t) for the case of a single-phase VCO. From the figure it is
clear that the error signal e(t) is always discrete in amplitude, and hence can be
implemented with digital circuitry. The error estimator circuit can be combined
with the efficient (and almost standard practice) circuit of Fig. 2.10(c). In this
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d1(t)
u1(t)
e(t)
t
t
t
t
Ts
uS,ZOH(t)
Figure 5.2: Time domain waveforms of the relevant signals to obtain the error
estimation e(t) in a VCO-based stage.
case, if the following condition relative to the maximum oscillation frequency in
the first VCO is accomplished:
f1,max ≤ fs
2
, (5.13)
the signal e(t) is even a two-level (single-bit) signal.
The proposed implementation is shown in Fig. 5.3 for the generic case of a
M -phases VCO in the first stage. At the moment, we will focus on the case in
which M =1. By drawing the waveforms for this circuit under condition (5.13),
it is immediately verified that signal e(t) is identical to the desired waveform of
Fig. 5.2, which confirms the correct operation of the circuit. This configuration
has an additional advantage: the second VCO is driven by a single-bit signal and
hence will always operate linearly at two possible oscillation frequencies [102].
To confirm the performance of this structure, several behavioral simulations were
performed. Fig. 5.4 shows a typical resulting output spectrum. The following
parameters were used in the simulation:
fosc,1(t) = fo,1 +KVCO,1 · x(t) = fs
4
+
fs
4
· x(t), (5.14)
fosc,2(t) = fo,2 +KVCO,2 · e(t) = fs
4
+
fs
4
· e(t), (5.15)
where the sub-index ‘1’ is referred to the first stage VCO and ‘2’ is referred to
the second stage VCO. Here, the two digital levels of e(t) correspond to the
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Figure 5.3: Practical implementation of the error estimator circuit with a M-
phases VCO.
signal values e= -1 and e= 1 and, as before, the input signal x(t) is scaled
such that it is in the interval [-1, 1]. The input signal was a -3 dBFS sinusoid
with a signal frequency fx = fs/1024. The plot clearly demonstrates second-
order spectral shaping. For an OSR= 64, the SNDR is 72 dB. This performance
seems modest compared to the performance demonstrated in the second-order
case of Fig. 3.11(b) and the (approximately) second-order case of Fig. 3.18, where
the SNDR was respectively 95 dB and 93 dB for the same OSR. However, it is
important to note that both y1 and y2 are single-bit signals, whereas the output
signal for the theoretical case of Fig. 3.11(b) was a real number that cannot be
represented with a finite number of bits, and the output signal for the case of
Fig. 3.18 was an 8-bit signal.
The extension to the multiphase case can be built by replicating the error
estimator circuit for each of the phases in the first VCO (as shown in Fig. 5.3)
and combining all the error signals into a multibit signal. Then, the second VCO
works a digital controlled oscillator [103–105]. Fig. 5.4(b) shows a simulation of
the MASH architecture implemented with 15-phases VCOs, both in the first and
the second stage. With similar parameters to Fig. 5.4(a) the SNDR is 93 dB,
approximately the same as in Fig. 3.11(b).
5.1.2 Finite interconnection bandwidth and gain mismatch
There are two important performance limiting factors in the practical implemen-
tation described above: i.e. interconnection bandwidth and VCO gain mismatch
in the second VCO. Both are illustrated in Fig. 5.5. Hereinafter, we will deal
with single-phase VCOs in the depicted simulations, but the analyzed limiting
factors could be similarly extended to the multiphase case.
The interconnection bandwidth is associated to the XOR-gate that generates
the error signal e(t) (see Fig. 5.3). This gate has to drive the load formed by the
input impedance of the second VCO. However, it cannot produce infinitely steep
edges, which were implicitly assumed in the discussion above (see the waveforms
in Fig. 5.2). To model this effect, the bandwidth limiting low-pass filter LP (s)
is inserted in Fig. 5.5. In addition to the finite coupling bandwidth, the gain of
the second VCO (KVCO,2) cannot be controlled with an infinite accuracy. Due to
this, the gain of the second VCO will always deviate from the desired value.
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Figure 5.4: VCO-based MASH output spectrum with: (a) single-phase VCOs,
and (b) multiphase VCOs (M =15).
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Figure 5.5: Linear model for the proposed 1-1 VCO-based-MASH incorporating
finite coupling bandwidth and gain mismatch in the second VCO.
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Figure 5.6: 1-1 VCO-based-MASH output spectrum with limited bandwidth in
the interconnection path, (a) fc = BW and (b) fc = 10 · BW , and (c) with a
gain mismatch of 20%
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To take this effect into account a gain mismatch coefficient G2 was added to the
model. When we analyze these effect and make the same approximations as in
the derivation of (5.11), we come to the conclusion that the actual conversion
result Y ′(z) is now:
Y ′(z) = Y (z) + U1,leak, (5.16)
where Y (z) stands for the ideal conversion result of (5.11) and U1,leak corresponds
to a leakage term which, within the approximations that were used to obtain
(5.11), can be found as:
U1,leak = [1−G2 · LP (s) · STF ]∗ ·
(
1− z−1)U1,al(z). (5.17)
Note that such a leakage effect is very similar to what occurs in other types
of MASH converters [106, 107]. To study the effect of the finite interconnection
bandwidth, let us now, for the moment assume that there is no gain mismatch
(i.e. G2 = 1). Clearly, the noise leakage term will be nonzero if LP 6= 1. In this
case we retain an error term which only has first order spectral shaping. Note
that also a nonzero phase shift will cause the noise leakage. To illustrate this,
we have performed the same simulation as the one of Fig. 5.4, but now with
finite interconnection bandwidth. This is modeled by setting LP to a first order
low-pass filter with a cut-off frequency fc equal to the desired signal bandwidth
(BW = fs/128), which from a naive point of view seems adequate. The result is
shown in Fig. 5.6(a). It is clear that the spectral shaping is severely affected. As
expected the degradation in considerably worse at high frequency (where LP is
not at all close to unity). The resulting SNDR is severely degraded and is only 52
dB. In order to restore the original performance, the interconnection bandwidth
must be increased to a value much higher than the intended signal bandwidth.
In our simulation experiments (with varying OSRs) we found that it is a good
strategy to aim for an interconnection bandwidth that is, at least, ten times higher
than the intended signal bandwidth. This is illustrated in Fig. 5.6(b), where it
can be observed that the original performance is restored.
The effect of a gain mismatch is illustrated in Fig. 5.6(c), which shows the
result for the case of a mismatch of 20%. Clearly also here, the spectral shaping is
affected, with a first-order shaped error contribution which dominates in the signal
band. The SNDR is degraded to 62 dB. Also this mismatch effect is identical to
mismatch effects as they occur in other types of MASH modulators. If the exact
gain of the second VCO is known (e.g. through some type of adaptive estimation
or factory calibration [107]), it can be incorporated in the noise cancellation filter
NCF2, which should then be modified into (1 − z−1)/G2. If this is done for the
case of Fig. 5.6(c), the original spectrum of Fig. 5.4 is again restored and the
SNDR is again equal to 72 dB.
5.1.3 Extension to higher order MASH architectures
The model proposed in Fig. 5.1 can be extended to the implementation of higher
order MASH architectures. These structures will be built by replicating the
error estimator block between the stages (similarly to Fig. 5.1) and combining
the outputs through proper NCFs. Just to provide an example, a behavioral
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simulation of a third-order noise-shaping MASH architecture is shown in Fig. 5.7.
In this case, the parameters used for the simulation are the same as in Fig. 5.4(b)
with 15-phases VCOs. The NCFs used are the following:
NCF1 = 1, NCF2 = 1− z−1, NCF3 =
(
1− z−1)2 . (5.18)
As can be appreciated, third-order noise-shaping is clearly visible.
Nevertheless, whereas implementing in practice the second order architecture
could take us to an average difficulty circuit design, higher order structures might
suppose very complicated circuits due to the effects studied in the previous sec-
tion. For instance, as an indicator to the reader, the simulation shown in Fig. 5.7
is very sensitive to the variations of the gains in each stage. A very small variation
in the VCO gain of the second or the third stage (less than the 1%) makes the
low frequency spectrum become second-order noise shaped, instead of third-order
noise shaped. Consequently, the SNDR gets lower and we lose the advantage of
the third stage. A way of dealing with this issue may be the design of adaptive
NCFs that compensate the gain deviation.
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Figure 5.7: Third-order MASH behavioral simulation with 15-phases VCOs.
5.1.4 Conclusion
We have described a novel methodology to analyze and design VCO-based MASH
architectures based on the PFM theory proposed previously. This approach al-
lowed us to know how all the errors involved in the conversion affect to the
performance of the system.
We have limited the discussion to the case in which each stage of the system
is a first-order structure because it is the architecture that can be implemented
in practice. We have used the linear models of Chapter 3 to get the equations
that describe the performance of a 1-1 VCO-based MASH architecture, and we
have validated them through behavioral simulations.
The performance of MASH architectures can be degraded by several phenom-
ena. Here, we dealt with two of them, the finite interconnection bandwidth and
the gain mismatch between stages. To study these issues, we have also used the
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Figure 5.8: Second-order continuous-time modulator with control of the NTF
zeros.
PFM theory, getting results through simulations that match with what was ex-
pected from equations. On the one hand, to overcome the finite interconnection
issue, we found that we need an interconnection bandwidth that is, at least, ten
times higher than the intended bandwidth of the converter. On the other hand,
to overcome the gain mismatch between stages, factory calibration or adaptive
filters can be used.
Finally, we have extended the same approach to build higher order systems.
The implementation of a third-order VCO-based MASH architecture was pro-
vided as an example.
5.2 Optimal NTF zero placement in MASH VCO-
based ADCs with higher order noise shap-
ing
Until now, all the published MASH VCO-based ADC structures (the same for
those proposed in this document) have the limitation that all the noise-transfer-
function (NTF) zeros are at DC. However, it has long been known that improved
performance can be obtained if the NTF zeros are placed at optimized positions
over the signal band [108]. In this section, we will present a technique to achieve
this making use of the PFM interpretation of VCO-based ADCs.
5.2.1 1-1 continuous-time MASH modulator with opti-
mized NTF zeros
In order to construct our MASH VCO-ADC architecture we will work in two steps:
we will start from a conventional single-loop continuous-time ∆Σ modulator with
optimized zeros and transform it into a MASH structure. Then, in a second step,
we will replace the analog integrators by VCO-based circuits.
Hence, we start from the single-loop continuous-time prototype shown in
Fig. 5.8. As the figure shows, there is a local feedback path (α) coupled around
the two integrators. Due to this, the two open-loop poles at DC (due to the in-
tegrators) are shifted away from DC and create two resonant complex conjugate
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Figure 5.9: 1-1 continuous-time MASH modulator with control of the NTF zeros.
poles at a frequency (fN) that is defined by the value of the factor α:
fN =
fs
2pi
√
α, (5.19)
where fs = 1/Ts corresponds to the sample frequency. These resonant loop gain
poles will lead to zeros in the closed loop NTF. The position of these zeros can
be controlled by selecting an appropriate value of α.
An architecture for a MASH ∆Σ modulator with optimized zeros is shown in
Fig. 5.9. It consists of a first stage, which is a first-order modulator, built around
the integrator H1(s). This first stage has a discrete time output signal y1[n]. The
quantization error q1(t) of this first stage is fed into the second stage, which is also
a first-order modulator (built around the integrator H2(s)). The output signal of
this second stage is y2[n]. Then, the overall output y[n] is obtained by combining
the signals y1[n] and y2[n] through noise cancellation filters (NCF1 and NCF2).
To control the NTF zeros, we have to add an extra feedback branch α over the
two different stages. This is inspired by the single loop structure of Fig. 5.8 and
has some similarity to the technique of [109]. Let us now analyze this in more
detail. First, we have the integrator transfers H1(s) and H2(s):
H1(s) = H2(s) =
1
s · Ts , (5.20)
where Ts is the sampling period. Then, the output signals of both stages can we
written as:
Y1(z) ≈ X∗(s) +
(
1− z−1)Q∗1(s)− αQ∗2(s),
Y2(z) ≈ Q∗1(s) +
(
1− z−1)Q∗2(s), (5.21)
where (·)∗ indicates sampling as defined in [32]. The equation is only an approx-
imation because, the signal transfer filtering is neglected, which is a reasonable
approximation if the oversampling factor is sufficiently high. If we select proper
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NCFs, we will be able to remove the quantization error from the first stage and
shape the quantization error from the second stage with zeros at arbitrary fre-
quencies. A good choice of the NCFs is:
NCF1 = 1 NCF2 = 1− z−1. (5.22)
With this choice of the NCFs, the output signal y[n] can be written as:
Y (z) = NCF1 · Y1(z)− NCF2 · Y2(z) =
X(z)−Q2(z)
[
(1 + α)− 2z−1 + z−2]︸ ︷︷ ︸
NTF
(5.23)
Note that in this expression the sampled signals, such as e.g. X∗(s), are trans-
ferred to the Z-domain and hence written as e.g. X(z).
According to (5.23), the final output signal Y is composed of a (desired) con-
tribution of the input signal X and a contribution of the second stage quantization
noise Q2, which is filtered by the overall NTF. However the zeros of the NTF
are not at DC, instead they are at a frequency that is controlled by the value
of α, see (5.19). Hence this freedom can be exploited to achieve improved noise
shaping. A side comment here is that the zero is not exactly on the unit circle.
However if the oversampling ratio is sufficiently large (i.e. α  1), this is not a
significant disadvantage.
5.2.2 VCO-based 1-1 MASH with optimized NTF zeros
The architecture described in the previous section has the interesting property
that both stages are first-order. As will become clear below, this enables a rela-
tively simple transformation toward a VCO-based structure. Let us now construct
an equivalent VCO-based structure of the MASH shown in Fig. 5.9. For this, the
VCO will follow (2.19) and the input signal will be dimensionless and will belong
to the range [-1,1].
According to the PFM interpretation, the output signal y of a first-order
VCO-based ADC stage with an input signal x can be written as:
Y (z) ≈ [X(s)]∗ + (1− z−1) · Eal(z), (5.24)
where Eal(z) corresponds to the aliasing error. It was shown that the output signal
e(t) of the error estimator circuit (top box of Fig. 5.3) provides a good estimation
of the baseband component of the sampling error eal(t). This way, this signal can
be used as the input of a second stage to construct the MASH VCO-based ADC
already described in the previous section. Note that the proposed technique can
be applied to VCO-based ADCs with multiple VCO phases (as is the case for ring
oscillators based VCOs). This is also the case for the improved solution described
below.
The proposed solution is shown in Fig. 5.10. It consists of adding the overall
feedback coefficient α to the MASH concept proposed before. If we use the same
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Figure 5.10: 1-1 MASH VCO-based ADC with control over the NTF zeros.
noise cancellation filters as (5.22), we will obtain:
Y (z) ≈ [X(s)]∗ + (1 + α− 2z−1 + z−2) · E2,al(z), (5.25)
where E2,al(z) represents the aliasing error from the second stage. Clearly this
is very similar to (5.23), and hence this structure is expected to have similar
behavior.
A behavioral model of the architecture of Fig. 5.10 was simulated to verify
the performance predicted by the previous equations. Fig. 5.11 shows a typ-
ical simulation result. For the simulation the number of VCO phases (M) is
equal to 15, the OSR is 64 and the input signal is a -6 dBFS input sinusoidal
at fs/1000. The oscillation parameters of the VCOs are fo,1 = fo,2 = fs/8 and
KVCO,1 = KVCO,2 = fs/8. The coefficients of the NCFs are set for these gain
coefficients. Clearly, the spectrum is second-order noise-shaped with two conju-
gate zeros placed at fN/BW = 1/
√
3, which is the optimal location according
to [108]. The corresponding SNDR equals 88 dB. From the plot we can also see
that the notch does not really go infinitely deep (due to the fact that the NTF
zero is not exactly on the unit circle), but this does not significantly affect the per-
formance. The same simulation was also performed without the extra feedback
path (i.e. the conventional MASH structure) and with the same parameters. The
obtained SNDR was 84.6 dB, which matches the theoretically expected SNDR
difference [108], resulting in a SNDR improvement of 3.4 dB.
5.2.3 1-1-1 continuous-time MASH modulator with opti-
mized NTF zeros
Now we will extend the approach to the third order case. Just as before we will
first propose a conventional continuous-time modulator and then transform it
into a VCO-ADC.
As in Fig. 5.8, we will use a feedback branch over two stages to shift the NTF
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Figure 5.11: Behavioral simulation of the 1-1 MASH VCO-ADC with optimized
NTF zeros.
zeros to a desired frequency. For the third order case, we need a zero at DC and
a pair of conjugate zeros at a controllable frequency. The proposed architecture
for this is shown in Fig. 5.12. Similarly to the architecture of Fig. 5.9, the input
signal x(t) is connected to the first stage and the rest of the stages are fed by the
quantization error signal from the previous stage. In addition, there is an extra
branch that feeds the quantization error from the first stage q1(t) into the third
stage with a gain G. According to [110], this is required to get a continuous-time
system that matches exactly with the equivalent discrete-time system which the
continuous one derives from. The shift of the zeros, is achieved by a local feedback
around the second and the third stage through the coupling coefficient α. The
final output signal y[n] is obtained by combining the output signals from all the
stages through the appropriate NCFs. For integrator coefficients according to
(5.20), the appropriate NCFs are the following:
NCF1 = 1 NCF2 = 1− z−1 NCF3 =
(
1− z−1)2 . (5.26)
Then, the overall output signal can be written as:
Y (z) = NCF1 · Y1(z)− NCF2 · Y2(z) + NCF3 · Y3(z)
≈ X(z) +
Q3(z)
(
1− z−1) (1 + α− 2z−1 + z−2) . (5.27)
The quantization errors from the first and the second stage are canceled, and the
quantization error from the third stage is high-pass filtered with one zero at DC
and a conjugate pair of zeros at a frequency controlled by the value of α.
5.2.4 VCO-based 1-1-1 MASH with optimized NTF zeros
Now, we will again transform the 1-1-1 continuous-time MASH architecture into
a structure with only VCOs. In this section, we will keep the same nomenclature
and considerations for the input signal and the VCO oscillation parameters as
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Figure 5.12: 1-1-1 continuous-time MASH modulator with control of the NTF
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before.
The result of the transformation is shown in Fig. 5.13. If we use the NCFs
proposed in (5.26), the output data will be expressed as follows:
Y (z) ≈ [X(s)]∗ +
E3,al(z)
(
1− z−1) (1 + α− 2z−1 + z−2) , (5.28)
where E3,al(z) represents the aliasing error from the third stage. Similarly to the
continuous-time case, only the quantization error from the third stage appears
at the output with one zero at DC and a conjugate pair of zeros at an arbitrary
frequency.
Again a behavioral model of the architecture of Fig. 5.13 was built and sim-
ulated. Fig. 5.14 shows a typical simulation result. Here the value of α was set
to obtain an NTF notch at fN/BW =
√
3/5 according to [108] with the purpose
of optimizing the resulting SNDR. All the simulation parameters remain as in
Fig. 5.11. The oscillation parameters of the VCOs are fo,1 = fo,2 = fo,3 = fs/8,
and KVCO,1 = KVCO,2 = KVCO,3 = fs/8. The resulting SNDR equals 107.5 dB.
The figure clearly exhibits the desired notch in the spectrum. Also the correct
out-of band roll off of 60 dB/decade can be observed. The architecture was also
simulated without the extra feedback. In this case, we have a third-order noise
shaped structure whose NTF has three zeros at DC. The resulting SNDR was
100 dB. Hence, the optimization of the zeros takes us to a SNDR enhancement
of 7.5 dB, which approximately corresponds to the prediction of [108].
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5.2.5 Conclusion
We have proposed a new approach to control the position of the NTF zeros
in continuous-time cascaded (MASH) ∆Σ modulators. This enables placement
of the zeros at optimal locations in the signal band, which allows to achieve
improved performance. An important aspect of this approach is that every stage
in the cascade is first order only. This enabling element allowed us to make the
important extension of our technique to MASH VCO-ADCs, making use of the
PFM interpretation. The technique was elaborated both for the case of a second-
order as well as a third-order MASH VCO-ADC. Simulation results are presented
and confirm the validity of the technique.
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5.3 Extension of the VCO-based structure with
digital precoder to a MASH architecture
The digital precoding technique proposed in the previous chapter (Fig. 4.5(a)) can
be also extended to the implementation of VCO-based MASH architectures. The
way of making the connection between stages was deeply explained in [97] using
the model of a VCO as a phase integrator. Just to provide an example to the
reader about how our digital-precoded system can be used to implement MASH
architectures, we will build a second order MASH structure with the system of
Fig. 4.5(a).
Fig. 5.15(a) depicts the diagram of a MASH architecture where the first stage
is digital precoded. As can be observed, the connection between the stages is dif-
ferent from the VCO-based MASH architectures proposed in this chapter. This
is due to the front-end digital modulator, which requires a different way of esti-
mating the quantization error [97]. Note that, whereas we fix the linearity of the
first oscillator with the help of the pulse width modulator, the input of the sec-
ond oscillator is digital too, so that it also works linearly. Similarly to Fig. 5.1,
the outputs y1[n] and y2[n] must combined through NCFs, which in this case
correspond to (5.8).
To validate the approach, Fig. 5.15(b) shows a behavioral simulation of the
system of Fig. 5.15(a). Both GROs oscillate at fs/2, fc = fs/2 with fs =1.5
GHz. We used a -6 dBFS sinusoidal input signal with 20 MHz BW. The resulting
SNDR equals 80 dB and second-order noise-shaping is clearly visible.
This MASH structure has not been analyzed with the PFM-based theory
developed in Chapter 3. Consequently, we are not able to provide more details
about the challenges that might imply its implementation. The goal of this section
is only providing a first approach of how the first order system of Fig. 4.5(a) could
be extended to a second order MASH architecture based on the theory proposed
in [97].
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Chapter 6
Chip I: VCO-based ADC with
digital precoding
One of the experimental prototypes implemented in collaboration with Intel Aus-
tria GmbH corresponds to the architecture described in Section 4.1, which is a
VCO-based ADC with a front-end pulse width modulator. The architecture was
implemented in a 40-nm CMOS process with 1.1 V supply voltage. We will de-
scribe the circuitry of the system and will show the measured performance from
the experimental chip. As the chip arises from a collaboration with Intel Aus-
tria GmbH, there are some parts of the circuit that were designed within this
company. Due to intellectual property issues, we will not describe them in detail.
In summary, the prototype shows a measured performance of a potential 20
MHz BW SNDR peak equal to 56 dB. However, we will show that the practical
SNDR is highly limited due to noise issues that should be solved in potential
future redesigns. The power consumption is 2.15 mW and the occupied area is
0.03 mm2. The designed architecture is well-suited for medium-resolution and
high-bandwidth applications.
6.1 Implementation details
The implemented architecture follows the diagram depicted in Fig. 4.5(a), but in a
pseudo-differential architecture, which means that the whole system is composed
of two identical branches of Fig. 4.5(a). These branches work in parallel, as
depicted in Fig. 6.1(a), where xp(t) and xn(t) are the complementary input signals
of the P-side and the N-side respectively. Just to remember the architecture, we
use a synchronous naturally sampled pulse width modulator that we connect
to a GRO composed of seven phases. Then, each phase is sampled and firstly
differentiated to demodulate the data. Finally, the signals from the phases are
combined into a multibit signal that represents the output data. It is important
to remember that we use a synchronous and natural pulse width modulator to
mitigate the degradation of the performance due to the sideband modulation
components that might fall into the band of interest. Even so, we showed that
the system is still very sensitive to this phenomenon.
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Fig. 6.1(b) shows the ideal behavioral simulation that we take as the refer-
ence for the practical prototype. The resulting SNDR is 58 dB for the pseudo-
differential architecture considering a bandwidth of 20 MHz. The sampling fre-
quency is 1.5 GHz and the input signal is a sinusoidal wave of -6 dBFS at 1 MHz.
Fig. 6.1(c) shows the output data resulted in the simulation of Fig. 6.1(b).
The implementation of the circuit is depicted in Fig. 6.2, where the pseudo-
differential architecture is clearly visible. In the following subsections, we will
describe each of the circuit blocks that compose the architecture.
6.1.1 Pulse width modulator
The schematic of the overall complementary pulse width modulator is depicted in
Fig. 6.2. It is composed of a ramp generator and two asynchronous comparators.
The input of the ramp generator is the signal clock (with an oscillation frequency
that depends on the digital frequency divider). Previously to the ramp generator,
we placed a programmable digital frequency divider in order to be able to choose
between different carrier frequencies. The ramp generator integrates the clock
signal, injecting current into the capacitor CL when the clock signal is a logic ’1’
and subtracting current from it when the clock signal is a logic ’0’. This way, the
output signal w(t) is a triangular wave with the same oscillation frequency as the
input signal. Vbias,p, Vbias,n and CL control the amplitude of the triangular wave,
which must match with the full-scale amplitude of the converter input signal.
The output of the ramp generator is connected to two identical asynchronous
comparators which make the comparison between the triangular wave and the
two complementary input signals: xp(t) and xn(t). The differential output of
both comparators are pulse width modulated signals that are connected to the
GROs.
The pulse width modulator circuit was totally designed and provided by Intel
Austria GmbH. That’s the reason why we will not go into more details about the
circuit implementation.
A very important specification required in the pulse width modulator is the
linearity of the circuit. As we are dealing with an open-loop architecture, non-
linearity in the pulse width modulator is not compensated and might degrade the
performance of the converter (similar to the VCO non-linearity of Fig. 2.10(a)).
Accordingly, digital precoding is a proper way to fix VCO non-linearity, as long
as we are able to design a digital precoder with good linearity properties, which
might be challenging. In order to check this, the distortion of the pulse width
modulator was measured by simulation. The results are shown in Fig. 6.3. It
can be seen that the HD3 equals 46 dB for a -6 dBFS sinusoidal input wave,
which strongly restricts the converter performance if we take into account the
behavioral simulation of Fig. 6.1(b). In Fig. 6.3 the carrier frequency equals 1
GHz. However, in the chip, the carrier frequency was set to 750 MHz, therefore we
might expect a slight linearity improvement in the experimental measurements.
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Figure 6.2: VCO-based ADC with digital precoding implemented in the chip.
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6.1.2 GRO
Each GRO is composed of seven inverters connected in a ring configuration.
Fig. 6.2 shows the structure of each inverter. The inverters show the conventional
structure of a CMOS inverter [27], but adding two complementary switches be-
tween VDD and the P-type metal-oxide-semiconductor (PMOS) transistor, and be-
tween VGND and the N-type metal-oxide-semiconductor (NMOS) transistor (this
configuration is called starved inverter). The pulse width modulated signal that
comes from the comparator is connected to these switches. If the switches are
closed, oscillation will be enabled. Conversely, if the switches are opened, the
inverter will not be able to charge or discharge the output capacitor CI, so that
the output voltage (that represents the phase of the oscillator) will remain. The
oscillation frequency depends on how fast we are able to charge and discharge the
output capacitor, which directly depends on the current provided by the inverter
and the output capacitor. With the goal of tuning the oscillation frequency, a
set of programmable capacitors were placed at the output of the inverters. The
nominal oscillation frequency of the GRO is approximately 750 MHz.
6.1.3 Digital logic
The sampling circuitry (Fig. 6.2) implemented in the chip is the conventional
XOR-based circuit used to demodulate and sample the VCO output signal [41].
Once sampled, the data are encoded in thermometric code. These data are turned
into binary code through a conventional thermometer-to-binary encoder (T2B)
with the goal of minimizing the number of output bits. Both the sampling cir-
cuitry and the T2B are built with the standard CMOS 40-nm digital library.
Then, the binary data are stored on an first-in first-out (FIFO) random access
memory (RAM) that allows us to access them at a lower rate through a serial
interface. Finally, they are processed on a computer.
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Figure 6.4: Test fixture: (a) PCB, and (b) layout of the circuit.
6.2 Experimental results
The proposed architecture was manufactured and its performance was measured.
The PCB and layout photo are shown in Fig. 6.4 (die photo is not shown due to
intellectual property restriction issues). The core area is only 0.03 mm2, includ-
ing the programmable capacitors and frequency divider of the ramp generator.
Apart from the serial interface from we read the data, an output port where the
oscillation frequency of both GROs can be observed was also available. As the
oscillation frequency was programmable, we were able to tune it thanks to this
output port.
As can be appreciated, in this chip, we added circuits to tune the carrier fre-
quency of the pulse width modulator and the oscillation frequency of the GRO.
These circuits were added with the goal of mitigating the effects of the side-
band components that fall in-band and avoid effects similar to those shown in
Fig. 4.3(c).
Fig. 6.5 shows the most representative performance measurements. The sys-
tem was tested using a sampling frequency fs = 1.52 GHz and a carrier frequency
equal to 751 MHz (fs/2). The oscillation frequency of the GROs had been tuned
until the best performance was found. Fig. 6.5(a) shows the idle channel of the
output data when there is input (only the DC component). If we considered the
power of a full-scale input signal, we would get a 20 MHz BW SNDR peak equal
to 56 dB, which is consistent with the SNDR value predicted in Fig. 6.1(b). We
can also see that the floor noise level is around -80 dBFS. In Fig. 6.5(b), a 3 MHz
-20 dBFS sinusoidal wave is used as the input signal. The resulting SNDR is
34.4 dB. Similar measurement was made in Fig. 6.5(c), but now with a 18 MHz
sinusoidal input signal (close to the edge of the band of interest). The SNDR is
35.6 dB, very similar to the SNDR of Fig. 6.5(b). Finally, Fig. 6.5(d) shows the
output spectrum with a 3 MHz -8 dBFS sinusoidal input signal, with a SNDR
equal to 42.5 dB. If we compare Fig.6.5(d) to Fig.6.5(b), we may notice one of
the main problems of the architecture. To go from Fig.6.5(b) to Fig.6.5(d), we
increased the input power 10 dB. It can be appreciated the the power of the floor
noise has been increased. If we keep increasing the input amplitude, this noise
will keep going up and the resolution will be strongly degraded. The reason why
we observe this behavior is mainly attributed to the GRO. When dealing with
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high amplitude signals, the pulse width modulated signal will contain narrow
digital pulses if the input signal is close the full-scale amplitude. If the GRO is
not fast enough to react properly to this pulses, the phase coherence will be lost,
resulting in noise increase. Finally, in Fig. 6.5(d) we can appreciate the third
harmonic component of the input signal, as expected from the simulations made
in Fig. 6.3.
Despite we have shown that the performance is degraded by some design
problems, we will suppose that the virtual SNDR peak we might have measured
with a proper design equals 56 dB (Fig.6.5(a)). Then, the equivalent resolution
for a 20 MHz BW equals 9 bits with a power consumption of 2.15 mW with 1.1
V supply voltage. This leads to a Figure of Merit equal to 105 fJ/conversion-
step. The performance of the architecture is summarized and compared to other
similar architectures in Table 6.1. Whereas our architecture keeps similar power
consumption and area in comparison to other equivalent architectures, our design
is much simpler. In addition, the design uses a pulse width modulator with a
carrier frequency higher than other published designs, which makes it fit well
with high bandwidth applications.
6.3 Conclusion
We have described a 40-nm prototype of a VCO-based ADC architecture with
digital precoding. The proposed open-loop architecture shows first-order noise
shaping in the output spectrum and alleviates the VCO non-linearity issue. We
have shown that our design is limited by some design constraints that degrades
the final performance. Nevertheless, with a sampling frequency of 1.52 GHz, it
consumes only 2.15 mW to potentially get 9 ENOB in 20 MHz BW. Due to
the open-loop and mostly digital structure, the proposed architecture could be
used as the input stage of an all-digital multistage converter (Fig. 5.15) in high
bandwidth and low power applications. Compared to other equivalent ADCs, the
solution presented is less complex while keeping similar power, area and linearity
properties. Neither digital calibration circuits nor feedback structures are used
to increase the linearity of the VCO, which makes the architecture simple.
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Chapter 7
Chip II: PFM-based ADC with
active integration
In Chapter 4, we explained why a pulse frequency modulator can be used itself as
an ADC and how to extend the single-phase architecture to an efficient multiphase
architecture. One of the advantages of this architecture is its inherent linearity,
without depending on the delay of an inverter as occurs in ring oscillators. The
architecture of Fig. 4.10 with active integration was implemented in a 40-nm
CMOS prototype in collaboration with the company Intel Austria GmbH.
In this chapter, we will describe how each of the blocks that compose the
architecture were designed and will provide the performance measurements of
the chip. To sum up, the prototype shows a measured performance of SNDR
peak equal to 53 dB within 20 MHz BW. The power consumption is 3.5 mW and
the occupied area is 0.08 mm2. We will also describe the observed problems of
the system that might degrade the ideal performance. Finally, we will compare
our architecture to equivalent systems already published in the literature.
7.1 Implementation details
The architecture we propose is a pseudo-differential architecture, where each
branch has the structure shown in Fig. 4.10(a). The resulting architecture is
shown in Fig. 7.1(a). We described the performance of this structure previously.
It is composed, mainly, of a pulse frequency modulator with active integration,
and makes use of a delay line to generate several phases that are combined into
a multibit output signal. Fig. 7.1(b) depicts the ideal behavioral simulation that
we will take as the reference for the measurements. This simulation is the same
already shown in Fig. 4.11, but with a pseudo-differential configuration. The
sampling frequency is 1 GHz. The input signal is a -3 dBFS sinusoidal waveform
at 1 MHz. The SNDR equals 61 dB in 20 MHz BW. Finally, Fig. 7.1(c) shows the
time representation of the output data of the simulation depicted in Fig. 7.1(b).
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Figure 7.3: Transconductance distortion measured by simulation.
The circuit implemented in the chip is depicted in Fig. 7.2. The block diagram
uses a fully differential input stage that drives two oscillators encoding the input
signal. These two oscillators correspond to both sides of the pseudo-differential
structure, the P-side and the N-side. Two 5-pF capacitors are used to perform
a current integration. The current integration is split up into two paths: the
input signal and the feedback pulse (as in Fig. 4.10). On the one hand, the
differential input voltage is converted into a differential current by means of a
transconductance gm. On the other hand, the integration of the feedback pulse
is implemented by means of a single-bit current DAC. The comparator output
triggers a monostable composed of a rising-edge triggered set-reset flip-flop and
a chain of 15 digital buffers. Finally, each output of the digital buffers is sampled
and post-processed. The supply voltage equals 1.1 V.
In the following subsections, we will describe in detail each of the circuit blocks
that compose the architecture.
7.1.1 Bulk-driven transconductance
The circuit employed for the transconductance is a bulk-driven degenerated dif-
ferential pair structure. As can be observed in Fig. 7.2, the transconductor is
placed in an open-loop configuration. Consequently, the associated distortion
will not be compensated by any loop and might degrade the final SNDR. There-
fore, a highly linear architecture is required to keep the distortion components
below the in-band quantization noise level. It is known that bulk-driven circuits
are especially suitable for low voltage designs [112–114]. First of all, the thresh-
old voltage requirements are removed. In addition, the transconductance of a
bulk-driven metal-oxide-semiconductor field-effect transistor (MOSFET) is lower
than its gate-driven equivalent. Our design benefits from these two facts because
they enable a full swing of the input signal without degrading the linearity. The
simplified transconductance circuit is shown on Fig. 7.4(a), together with the
sizes of transistors. It is based on the conventional degenerated differential-pair,
but connecting the differential input signal to the bulk terminals of the front-end
MOSFETs. The gate terminals of the differential pair are connected to a suitable
common mode voltage to maintain the desired bias current.
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According to circuit simulations, the transconductance shows 70 dB HD3 with
a resistor Rgm of only 600 Ω and a full scale differential input of 0.6 Vpp. This
harmonic distortion level is good enough to accomplish with the system level
requirements established in accordance with behavioral simulations. This simu-
lation is depicted in Fig. 7.3, where a low-pass filter is applied to the differential
output current of the transconductance to measure the distortion and avoid alias-
ing when sampling.
7.1.2 Bias current source and current DAC
In parallel with the capacitor, a bias current source (IDC) and a single-bit asyn-
chronous current DAC (IDAC) are placed in each side of the pseudo-differential
structure. Whereas the purpose of the bias current source is controlling the rest
oscillation frequency, the purpose of the current DAC is injecting a current pulse
into the capacitor to integrate the monostable output signal. The monostable
output is always a return-to-zero pulse with constant duration. Therefore, the
current injected into the capacitor depends only on the pulse width and not on its
actual shape, which attenuates the influence of unequal rise and fall times. This
feature eases the design of this part of the circuit because the current DAC can
be implemented with a current source followed by a switch, which is enabled or
disabled by the monostable output. A synchronization clock is not required. In
Fig. 7.4(b) we can observe the circuit of the bias current source and in Fig. 7.4(c)
the circuit of the DAC, together with the sizes of the transistors.
With regard to the bias current source, it follows the conventional current
source structure with a branch that mirrors the current from a reference circuit
[27] and injects it continuously into the capacitor. Similarly, in the case of the
current DAC, we have also a current mirror to copy the current from a current
reference circuit. Nevertheless, the circuit for the current DAC is more complex.
Here, we use a digital switch to make the current flow into the capacitor or not.
When the current is not flowing through the capacitor, it flows through a dummy
resistor RDAC. This way, we keep transistors M7 and M8 always biased and we
mitigate ringing phenomena in the output current.
7.1.3 Comparator
The circuit for the asynchronous comparator is composed of a cascade of digital
inverters. As the rest oscillation frequency of the loop is on the order of hundreds
of MHz, the comparator delay must be very low. The maximum capacitor voltage
is of 30 mV only. Consequently, a high-gain and high-speed inverter architecture is
required, at least for the first inverter. The comparator is therefore implemented
with a first current-controlled NMOS-based inverter followed by two standard
CMOS inverters. Vthr is the switching voltage of the first inverter. The output of
this structure is already a digital signal that triggers the monostable. The circuit
of the comparator is shown in Fig. 7.5(a).
The specifications of this comparator are extremely important to get a good
performance in the architecture. The voltage swing at the input of the comparator
is very low, so we can consider that the first inverter of the comparator works as an
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amplifier. The features of this inverter will determine the best performance that
can be achieved in the converter. Nominally, the highest oscillation frequency in
the loop is about 500 MHz, so we need to keep high gain within this range of
frequency. High speed inverters are built with high current bias flowing through
the inverters, which increases the power consumption. We will see later on that,
in terms of power consumption, the comparator is the main contributor and the
main element to be enhanced in future designs.
7.1.4 Monostable and digital logic
The design of the monostable and the digital logic (in the digital logic we include
the sampling and the post-processing circuitry) is based on the standard 40-nm
CMOS digital library.
The monostable is composed of a rising-edge triggered set-reset flip-flop fol-
lowed by a chain of buffers implemented with inverters. This chain of buffers is
used to generate the digital pulse that is fed back into the integrating capacitor.
At the same time, we use the connection between one buffer and the next one to
sample the signal and generate a multibit output data. Fig. 7.5(b) depicts the
schematic of the monostable.
With respect to the sampling circuit, we may notice that it is not the conven-
tional sampling architecture used for VCO-based ADCs implemented with XOR
gates [41]. We require the sampled pulse to be equal to the sampling period,
regardless of the actual length of the square pulse generated by the monostable.
The proposed sampling circuit of Fig. 7.2 is a 1-bit counter with asynchronous
reset, that counts up with the rising edges of the phases of the monostable ϕi(t)
and is cleared each rising edge of the clock signal. This way, we make sure that
every pulse is translated to each output with only one sample at logic ’1’ avoiding
data replication.
The sampled data are encoded in thermometric code. Then, these data are
introduced into a conventional thermometer to binary encoder (T2B) to minimize
the number of output bits. Finally, the output data stream is stored on an FIFO
RAM, from where data can be read at lower rate through a serial interface.
7.1.5 LDO and circuit references
Above we have described the elements that compose the PFM-based ADC we
have implemented in the chip. However, we have also some extra circuitry that
does not belong to the ADC core but is required to make the circuit work.
The chip was implemented in a multi-project test-chip sharing the silicon with
another projects of Intel Austria GmbH. Consequently, there was a central core
used to provide all the voltage and current references to the different circuits
implemented in the chip. In our case, only current references were required. This
central core was completely designed by our partners and we did not take part
on it.
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Figure 7.4: Circuit blocks of the PFM-based ADC: (a) Transconductance, (b)
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Furthermore, we used a low-dropout regulator (LDO) placed between the
supply voltage and the circuit of the monostable. The purpose of this LDO is
filtering the low-frequency noise that comes from the supply sources outside the
chip. This LDO was also provided by our partners. We used two LDOs, each of
them connected to each side of the pseudo-differential architecture.
7.1.6 Calculation of oscillation parameters
If we calculate fosc in Fig. 7.2, we will get:
fosc(t) =
iDC,gm − iDC
iDAC · Td +
gm
iDAC · Tdx(t), (7.1)
where iDC,gm is the DC current of the transconductance gm. As can be observed,
we have several parameters that can be trimmed to achieve the desired oscillation
parameters. With that purpose in mind, we have added some programming logic
to both the bias current sources and the current DAC elements, which can be
tailored to program fo and KVCO. These elements are composed of several parallel
branches (identical to the structures of Fig. 7.4(b) and (c)) that provide different
current values and have digital switches with the goal of enabling or disabling
them. That’s the reason why in Fig. 7.4 we do not provide the size of transistors
M5,M6,M7,M8. The size of these transistors will depend on the current provided
in each branch. The supply voltage provided by the LDO is also programmable.
This allows us to change the monostable supply voltage to modify the delays of
the buffers and the length of the generated pulse Td.
7.2 Experimental results
As stated before, the proposed PFM-based ADC was fabricated using a 40-nm
CMOS process in a multi-project test chip in collaboration with Intel Austria
GmbH. The 40-nm CMOS technology is featured by a nominal supply voltage
equal to 1.1 V and transistors with a nominal threshold voltage equal to 400 mV.
Fig. 7.6 shows the die photo of the chip. The PCB used for the text fixture is
the same used for the first chip (Fig. 6.4(a)).
The layout is arranged symmetrically along the horizontal axis for the two
sides of the pseudo-differential architecture. The occupied area is equal to 550
µm x 290 µm. If we take into consideration only the ADC circuit core without
the test interface, the LDO and reference circuits, the occupied area is 0.08 mm2.
To measure the performance of the chip, we have two possible interface choices.
As a first choice, we have a test-pin from where we can observe the oscillation
of each PFM-based oscillator. To allow the use of a standard CMOS pad, the
pulsed output from the monostable is divided by a factor of four and turned
into a 50% duty-cycle square signal. The down-divided signal is captured at high
speed using a sampling oscilloscope and stored for post-processing on a computer.
As a second test choice, we have the digital output interface measured from the
RAM and displayed in Fig. 7.1(c). This output represents the output that would
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be used in practical applications and from where we would expect to observe a
similar performance to Fig. 7.1(b).
The circuit was not designed for a specific sampling frequency. Due to the pro-
grammable oscillation parameters, we can tune the oscillation frequency to be in
accordance with different sampling frequencies and observe the ADC performance
when several bandwidths in the input signal are considered.
Firstly, we will start with the results obtained through the test-pin interface.
The digital signal from this port is a square signal whose edges (both rising and
falling edges) match with the rising edges of the pulsed signal of the monostable
(yp(t) or yn(t) in Fig. 7.2). If we apply an absolute first difference to the sampled
signal, we will demodulate it and we will be able to measure the performance.
These operations are made on a computer. Through this test-pin we can select
both sides of the pseudo-differential architecture, but only one is visible at a
certain instant. Accordingly, the measurements depicted below are single-ended.
Fig. 7.7 depicts the output spectra measured by the test-pin for two cases. Data
are collected through an oscilloscope using a sampling frequency equal to 5 GHz.
In Fig. 7.7(a), the input signal is a 1-MHz -6 dBFS 0.3 Vp-p sinusoidal wave.
This spectrum is limited by flicker noise at low frequencies and quantization
noise at high frequencies. The distortion that comes from the transconductance
is higher than the distortion expected from simulations. However, a proper HD3
is still achieved and it will not degrade the expected SNDR. In Fig. 7.7(b) the
performance of the ADC with no input signal is measured. A tone can be observed
at 100 MHz, corresponding to the idle oscillation frequency programmed at 400
MHz. The in-band noise floor is limited by flicker noise.
Secondly, we will show the measurements obtained from the FIFO RAM in a
differential configuration. In this case, the data are already demodulated. There-
fore, no post-processing is required on a computer. Independent tuning is applied
to each side of the pseudo-differential architecture in order to match the oscillator
gains and attenuate the even harmonic components.
Fig. 7.10 shows the data measured from the FIFO for the P-side (a), the N-side
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Figure 7.7: Output spectra measured through the test-pin: (a) with input tone,
(b) idle state.
(b) and the subtraction between both of them (c). The input signal is a sinusoidal
wave with 1-MHz -6 dBFS 0.3 Vp-p. The SNDR equals 53 dB for BW= 20 MHz.
First-order noise-shaped quantization noise is appreciated at high frequencies and
flat noise at low frequencies, which limits the SNDR from the expected design
value. Analyzing the data from the digital port, the excess noise captured by the
digital interface is attributed to metastability in the sampling circuitry in view
of the idle phase noise measured in the laboratory.
Finally, Fig. 7.8 depicts a dynamic range with the same input and oscillation
parameters of Fig. 7.10. Here, the measured dynamic range equals 58 dB. The
SNDR peaks is measured with a -6 dBFS input signal and it corresponds to the
spectrum shown in Fig. 7.10. For input signal amplitudes higher than -6 dBFS
the distortion that comes from the transconductance restricts the performance of
the converter and, consequently, the SNDR does not get higher.
The total power consumption is 3.5 mW excluding the post-processing digital
logic (T2B and RAM) for the pseudo-differential architecture. In Fig. 7.9 we
can see the percentage of the power consumed by each block of the ADC core.
As can be observed, almost half of the total power consumption corresponds to
the comparator, which supposes the bottleneck when trying to reduce the power
consumed by the chip. If we split up the power consumption into the analog
power and the digital power, the first one supposes 72% and the second one
28% of the total power. This shows us the importance of implementing ADCs
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Figure 7.9: Distribution of the power consumption in the chip.
completely digital in order to highly reduce the power consumption.
Table 7.1 shows a comparison between our work and other similar architec-
tures. It can be noticed that our design consumes less power than most of the
selected architectures and occupies similar area.
7.3 Conclusion
We have proposed a novel architecture of a VCO-based ADC implemented through
a pulse frequency modulator. This new approximation allows us to achieve linear,
low-power and low-area ADC architectures. It is implemented with mostly dig-
ital circuitry, what makes it very suitable for current deep-submicron processes.
The linearity of the architecture depends mainly on the linearity of the front-end
transconductor. A new highly-linear bulk-driven transconductor was described
and practically tested. Measurements taken from the chip shows a peak SNDR=
53 dB for 20 MHz BW with power consumption of only 3.5 mW and occupied
area of 0.08 mm2. Comparing to other equivalent architectures, our design is
efficient in power at the same time that occupies similar area. In addition, this
chip supposes the first ADC architecture based on a pulse frequency modulator
proposed in the literature at the moment.
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Figure 7.10: Output spectra measured through the digital interface: (a) P-side
output, (b) N-side output, and (c) differential output.
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Chapter 8
Conclusion
In this final chapter, we will summarize the contributions of the PhD research
based on the goals proposed at the beginning of the research period. We will also
provide some guidelines on possible topics to study in the future. These guidelines
come from the last months of investigation and may suppose the starting point
of new research projects.
The first topic of the research was providing new insights about how VCO-
based systems can be analyzed. We started from the assumption that the anal-
ysis of a VCO as a phase integrator leads us to proper designs, but important
spectral properties are lost throughout the analysis. In addition, there are no
equations that exactly describe the quantization noise in VCO-based systems.
We thought that a mathematical description of VCO-based systems was funda-
mental to design and optimize these systems. Accordingly, at first, we established
the equivalence between a VCO and a PFM, which allowed us to propose a model
for a generic order VCO-based ADC. This approach provided us the possibility
of proposing noise shaping architectures with extended order. We seized the fact
that the equations that model a pulse frequency modulated signal were known.
These equations could be extended to the output of a VCO-based system to get a
mathematical description of it, leading to a better understanding of the different
error processes that occur in a VCO-based structure. We also could calculate the
performance of this kind of systems in terms of the oscillation parameters of the
VCO, without any statistical assumption.
Then, the PFM theory was applied to the proposal and analysis of new VCO-
based systems. Firstly, we dealt with single stage architectures. At this point, a
second topic emerged, which was how to fix the non-linear voltage-to-frequency
relation of the VCO in open-loop configurations, particularly when dealing with
ring oscillators. Several approaches had been made in the literature about this
issue. In this document, we provided our particular point of view about the issue,
proposing two linear correction techniques. The first one focused on the use of a
digital modulator in front of the VCO to make it work linearly. This approach was
not completely new and had already been proposed by other authors. Neverthe-
less, we described its performance based on the PFM theory and we supported the
theoretical explanations with an experimental chip. The second linear correction
technique is based on using a pulse frequency modulator as an ADC. We showed
that a PFM-based system might have some linearity advantages with respect to
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ring oscillators based ADC. Several PFM-based ADCs were proposed. One of
them was implemented on silicon to experimentally check its performance. We
also made a first approach to the application of the PFM theory to the design of
VCO-based closed-loop configurations, specially focused on continuous-time ∆Σ
modulators. Secondly, we studied multistage architectures. We provided a novel
approach of VCO-based MASH architectures, which included the modeling of
these architectures using the PFM interpretation, how to make a NTF zeros op-
timization and how MASH structures could be implemented in digital precoded
VCO-based architectures.
Finally, the last topic of the document is the description of the experimental
results of the previous theoretical content. Two chips were manufactured in 40-
nm CMOS processes and were described in Chapter 6 and Chapter 7. In the
first chip, we implemented a first order VCO-based ADC with a pulse width
modulator as the input stage. The performance measurements were deviated
from the theoretical ones due to some design issues, but they allowed us to notice
that this type of system might work correctly and lead to low power and low
area systems. The second chip is a PFM-based ADC with active integration.
We showed that the non-linearity of the system can be kept under control and
that a PFM can be used as an ADC as had been predicted previously, leading to
efficient low power systems.
8.1 Contributions
To be more precise, we will sort the contributions in function of the chapter in
which they are made.
The contributions in Chapter 3 are the following:
• Proposal of the equivalence between a VCO and a pulse frequency modula-
tor. Development of a linear model of a VCO-based system using the PFM
theory. Proposal of new open-loop VCO-based architectures. Linear models
(similar to those used to design ∆Σ modulators) are proposed with all the
errors involved in the analog-to-digital conversion. We show how to ideally
extend the noise-shaping order of the architecture, although in practice it
does not lead to practical circuits. We demonstrate how a VCO followed by
a FIR filter can be approximated to a second-order noise shaping structure.
• Description of the encoding and alias errors in VCO-based ADCs. Based on
the oscillation parameters and the bandwidth of the converter, we provide
the maximum SNDR possible to be achieved.
• Application of the equations of the PFM to mathematically model the out-
put spectrum of VCO-based systems. We show that estimations based on
the equations match properly with the simulations results.
• Definition of the equivalence between a multiphase VCO and a single-phase
VCO with higher oscillation frequency.
The contributions in Chapter 4 are the following:
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• Analysis of the digital precoding technique to make the VCO work linearly.
We use the PFM theory to analyze how the modulation components may
affect to the ADC performance.
• Proposal of an efficient PFM-based ADC. Analysis of the performance, the
extension to a multibit architecture and inherent linearity. We propose a
first circuit of the PFM based on an active integration.
• We extend, step by step, the previous PFM-based architecture to get the
simplest possible circuit. Firstly, we propose to use a passive integration
only for the input signal, which requires digital correction after sampling.
Secondly, we extend the passive integration to the feedback path too. We
show that, if some design considerations are taken into account, linearity
correction is not required.
• A first approach to the design of continuous-time ∆Σ modulators with
VCOs using the PFM theory is made. We propose the equations of an ana-
log integrator built with VCOs, both for the single-ended and the differential
case. These equations allow us to study the effect of the modulation com-
ponents in the loop. We establish the equivalence between the conventional
integrators and the VCO-based integrators, and apply the equivalence to
some examples.
The contributions in Chapter 5 are the following:
• Application of the PFM theory to MASH architectures. We provide a new
approach to this type of systems based on the models developed previously.
Based on this approach, we also analyze the practical limiting factors.
• Proposal of a technique to optimize the NTF zeros in generic order MASH
architectures. Behavioral simulations are used to validate the approach.
• Extension of the VCO-based ADC structure with a pulse width modulator
to a MASH architecture. We show how the interconnection stage is made
and what is the performance based on a behavioral simulation.
The contributions in Chapter 6 are the following:
• A VCO-based ADC with pulse width modulator in the front-end is imple-
mented in a 40-nm CMOS process. The measurements show a SNDR of 35.6
dB for a -20 dBFS sinusoidal input wave considering 20 MHz BW. This sup-
poses a theoretical dynamic range equal to 56 dB. The power consumption
equals 2.15 mW with 1.1 V supply voltage.
• The performance is degraded due to the GRO, which is not able to keep
the phase coherence and oscillate properly when the digital input signal
is composed of narrow pulses. This happens when the input amplitude is
close to the full scale value.
• If we suppose a potential SNDR peak of 56 dB and compare our architecture
to other published systems, our design is much simpler and occupies less
area, while keeping the same power consumption.
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Finally, the contributions in Chapter 7 are the following:
• A multibit PFM-based ADC is implemented in a 40-nm CMOS process.
The measurements show a peak SNDR of 53 dB for a -6 dBFS sinusoidal
input wave considering 20 MHz BW. The dynamic range equals 58 dB. The
power consumption is 3.5 mW with 1.1 V supply voltage.
• A novel high linear bulk-driven transconductance is implemented in the
front-end of the converter. The measurements shows good linearity prop-
erties for high amplitude input signals.
• The performance of the converter is degraded due to digital metastability.
• If we compare our architecture to other published systems, our design con-
sumes less power than most of them and occupies similar area.
8.2 Future work
The author would like to provide some suggestions for future research:
• A model for a generic order open-loop VCO-based ADC is provided in Chap-
ter 3. The drawback of this system is that for noise shaping orders higher
than one there is no practical design that can be implemented. Some re-
search could be made to investigate novel ways of implementing the generic
filter with digital output.
• In the case of the approximation of the second order case through a FIR
filter, we use a FIR filter composed of several identical taps with the same
time delay. A filter composed of taps with different time delays might take
us to new architectures provided that the frequency response of the FIR
filter would not be periodic.
• Implementation of band-pass NTFs using the appropriate pulse shaping
function.
• The VCO-based MASH is robust against gain variations in the first VCO.
However, it is very sensitive to gain variations in the second VCO. It would
be very interesting to implement a VCO-based sturdy MASH architecture
immune to gain variations in the second VCO.
• Extension of the PFM theory and its application to the design of continuous-
time ∆Σ modulators with VCOs. Using the PFM-based equations might
allow us to study several phenomena that cannot be studied with the con-
ventional phase integrator model, such as the relation of the intermodu-
lation components at the output, the stability of the system and how to
optimize the oscillation parameters of the VCOs.
• Experimental chips with the new architectures proposed in Chapter 3 would
help to validate the conclusions we got from a theoretical point of view.
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• The VCO-based ADC with digital precoding should be redesigned paying
attention to the input stage of the GRO. This stage requires higher speed
circuits, which react properly to narrow digital pulses coming from the pulse
width modulator.
• A PFM with completely passive integration was proposed theoretically. A
chip with this architecture would be interesting to check the performance
and the linearity of the system.
• The 40-nm pulse frequency modulator based chip is limited by metastability
in the digital circuits. A redesign applying techniques to mitigate metasta-
bility is highly recommended. In addition, the comparator supposes almost
the 50% of the power consumption. A new comparator design with lower
power consumption would result in a more efficient architecture.
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En este cap´ıtulo, resumiremos las contribuciones del trabajo de investigacio´n
basa´ndonos en las ideas que se propusieron al comienzo del periodo de investi-
gacio´n. Adema´s, se propondra´n nuevas l´ıneas de investigacio´n a tener en cuenta
en el futuro. Estas l´ıneas derivan de los u´ltimos meses de trabajo y pueden
suponer el comienzo de nuevos proyectos.
El punto de inicio de la investigacio´n realizada fue la propuesta de una nueva
forma de analizar los sistemas basados en osciladores controlados por tensio´n.
Comenzamos asumiendo que la consideracio´n de que un oscilador controlado por
tensio´n es un integrador de fase puede llevarnos a disen˜os funcionales. Sin em-
bargo, las caracter´ısticas espectrales del oscilador no se tienen en cuenta a lo
largo del ana´lisis. Adema´s, desde ese punto de vista, no disponemos de ecua-
ciones que describan de forma precisa el ruido de cuantificacio´n. Todo lo que se
suele afirmar acerca del ruido de cuantificacio´n se basa en modelos estad´ısticos.
En vista de este hecho, se penso´ que una descripcio´n matema´tica de los sistemas
basados en osciladores controlados por tensio´n era fundamental para disen˜ar y
optimizar este tipo de sistemas. Como consecuencia, en primer lugar establec-
imos la equivalencia entre un oscilador controlado por tensio´n y un modulador
por frecuencia de pulsos, lo que nos permitio´ proponer un modelo de convertidor
analo´gico-digital basado en oscilador controlado por tensio´n de orden gene´rico.
Este punto de vista nos facilito´ proponer arquitecturas sobremuestreadas con or-
den extendido. Adema´s, nos beneficiamos del hecho de que las ecuaciones que
modelaban la sen˜al de salida de un modulador por frecuencia de pulsos ya eran
conocidas. Estas ecuaciones pod´ıan ser extendidas para ser aplicadas a la salida
de sistemas basados en osciladores controlados por tensio´n y obtener una de-
scripcio´n matema´tica de la misma. Esto supuso un mejor entendimiento de los
diferentes errores que se producen cuando una sen˜al se digitaliza con un oscilador
controlado por tensio´n. Tambie´n se pudo calcular y analizar el funcionamiento de
estos sistemas en funcio´n de los para´metros de oscilacio´n del oscilador controlado
por tensio´n, sin ningu´n tipo de consideracio´n estad´ıstica.
A continuacio´n, la teor´ıa de la modulacio´n por frecuencia de pulsos se aplico´
a la propuesta y el ana´lisis de nuevos sistemas basados en osciladores controlados
por tensio´n. En primer lugar, estudiamos las arquitecturas con una u´nica etapa.
En este punto, surgio´ un nuevo feno´meno a considerar, que consiste en co´mo
tratar con la relacio´n no lineal tensio´n-frecuencia en osciladores controlados por
tensio´n en lazo abierto, especialmente en osciladores en anillo. Varias formas de
tratar con este asunto hab´ıan sido publicadas ya con anterioridad. En este doc-
umento, ofrecemos nuestro particular punto de vista proponiendo dos me´todos
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de correccio´n. El primero se centra en el uso de un modulador digital previo al
oscilador controlado por tensio´n, que hace que el oscilador controlado por tensio´n
oscile de forma lineal. Este me´todo no fue completamente nuevo, ya que hab´ıa
sido propuesto por otros autores previamente. Sin embargo, como novedad, se
describio´ la arquitectura desde el punto de vista de la modulacio´n por frecuencia
de pulsos y se valido´ la teor´ıa gracias a un chip experimental. La segunda te´cnica
de correccio´n que se propuso se basa en el uso de un modulador por frecuencia
de pulsos como convertidor analo´gico-digital. Mostramos que un modulador por
frecuencia de pulsos, desde el punto de vista de la linealidad, puede tener venta-
jas respecto a convertidores analo´gico-digitales implementados con osciladores en
anillo. Se propusieron varias arquitecturas de convertidores analo´gico-digitales
basadas en moduladores por frecuencia de pulsos. Uno de ellos se implemento´
en chip con el objetivo de comprobar y analizar su funcionamiento. Tambie´n se
realizo´ una primera aproximacio´n a la aplicacio´n de la teor´ıa de la modulacio´n
por frecuencia de pulsos para el disen˜o de sistemas en lazo cerrado basados en
osciladores controlados por tensio´n, poniendo especial e´nfasis en los moduladores
∆Σ en tiempo continuo. A continuacio´n, centramos la atencio´n en las arquitec-
turas multietapa. Se propuso una nueva forma de estudiar las arquitecturas en
cascada de tipo MASH, que inclu´ıa el modelado de las mismas haciendo uso de la
teor´ıa de la modulacio´n por frecuencia de pulsos, la optimizacio´n de los ceros de
la funcio´n de transferencia del ruido y la descripcio´n de arquitecturas en cascada
con osciladores controlados por tensio´n con codificacio´n digital previa.
Finalmente, el u´ltimo punto a tratar del documento es la descripcio´n de los
resultados experimentales, que se basan en los resultados teo´ricos propuestos
anteriormente. Se fabricaron dos chips experimentales en procesos CMOS de 40
nm. Estos chips se describieron en los Cap´ıtulos 6 y 7. En el primer chip, se
implemento´ un convertidor analo´gico-digital basado en oscilador controlado por
tensio´n de primer orden con un modulador por ancho de pulsos en la etapa de
entrada. Las medidas realizadas difieren de las ideales debido a algunos problemas
de disen˜o. No obstante, nos permitieron constatar que este tipo de sistemas
pueden usarse como convertidores funcionales eficientes en potencia y a´rea. El
segundo chip es un convertidor analo´gico-digital basado en un modulador por
frecuencia de pulsos con integracio´n activa. Se mostro´ que la no linealidad del
sistema puede mantenerse bajo control, si se toman ciertas consideraciones al
respecto, y que un modulador por frecuencia de pulsos puede emplearse como
convertidor analo´gico-digital, como hab´ıa sido predicho con anterioridad. Este
tipo de arquitecturas derivan en sistemas eficientes en potencia.
Contribuciones
Para ser ma´s espec´ıficos, a continuacio´n se nombran las contribuciones del trabajo
de investigacio´n atendiendo al cap´ıtulo en donde se encuentran.
Las contribuciones del Cap´ıtulo 3 son las siguientes:
• Equivalencia entre un oscilador controlado por tensio´n y un modulador por
frecuencia de pulsos. Modelo lineal de un sistema basado en oscilador con-
trolado por tensio´n haciendo uso de la teor´ıa de la modulacio´n por frecuen-
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cia de pulsos. Propuesta de nuevas arquitecturas en lazo abierto basadas
en oscilador controlado por tensio´n. Modelos lineales (similares a aquellos
usados en el disen˜o de moduladores ∆Σ) en donde se aprecian todos los
errores involucrados en la conversio´n analo´gica-digital. Se muestra tambie´n
co´mo se realiza la extensio´n del orden del conformado espectral de ruido a
un orden gene´rico, aunque en la pra´ctica no se puedan alcanzar circuitos
funcionales. Finalmente, se demuestra co´mo un oscilador controlado por
tensio´n seguido de un filtro FIR se puede aproximar a una arquitectura de
segundo orden.
• Descripcio´n de los errores asociados a la codificacio´n y al muestreo en
los convertidores analo´gico-digitales basados en osciladores controlados por
tensio´n. Basa´ndonos en los para´metros de oscilacio´n del oscilador y en el
ancho de banda considerado, se aporta la ma´xima relacio´n sen˜al-(ruido-
distorsio´n) que se puede conseguir.
• Aplicacio´n de las ecuaciones de la modulacio´n por frecuencia de pulsos para
describir matema´ticamente el espectro de salida de sistemas basados en
osciladores controlados por tensio´n. Se muestra la concordancia existente
entre los resultados obtenidos y las simulaciones de comportamiento.
• Definicio´n de la equivalencia entre un oscilador controlado por tensio´n con
varias fases y un oscilador controlado por tensio´n con una u´nica fase pero
con una mayor frecuencia de oscilacio´n.
Las contribuciones del Cap´ıtulo 4 son las siguientes:
• Ana´lisis de la codificacio´n digital previa al oscilador controlado por tensio´n
con el objetivo de hacer que este u´ltimo oscile en re´gimen lineal. Se usa
la teor´ıa de la modulacio´n por frecuencia de pulsos para analizar co´mo las
componentes de la modulacio´n pueden afectar al rendimiento del conver-
tidor analo´gico-digital.
• Propuesta de un convertidor analo´gico-digital eficiente basado en un mod-
ulador por frecuencia de pulsos. Ana´lisis de su rendimiento, de la extensio´n
a una arquitectura de varios bits y la linealidad inherente. Se propone un
primer circuito para el modulador por frecuencia de pulsos basado en una
integracio´n activa.
• Extensio´n, paso por paso, de la arquitectura previa a una que sea lo ma´s
simple posible. En primer lugar, se propone usar un integrador pasivo solo
para la sen˜al de entrada, lo que implica la necesidad de corregir digitalmente
la distorsio´n tras el muestreo. En segundo lugar, se extiende la integracio´n
pasiva tambie´n la realimentacio´n. Se muestra que, si ciertas consideraciones
de disen˜o se tienen en cuenta, no es necesario corregir la distorsio´n.
• Se aportan las primeras nociones para el disen˜o de moduladores ∆Σ en
tiempo continuo con osciladores controlados por tensio´n haciendo uso de
la teor´ıa de la modulacio´n por frecuencia de pulsos. Se proponen las ecua-
ciones que modelan un integrador analo´gico implementado con osciladores
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controlados por tensio´n, tanto para el caso “single-ended” como para el
caso diferencial. Estas ecuaciones nos permiten estudiar el efecto de las
componentes de modulacio´n en el lazo. Se establece la equivalencia entre
los integradores convencionales y los implementados con osciladores contro-
lados por tensio´n. Finalmente, se aplica dicha equivalencia para proponer
algunos ejemplos de aplicacio´n.
Las contribuciones del Cap´ıtulo 5 son las siguientes:
• Aplicacio´n de la teor´ıa por frecuencia de pulsos a arquitecturas en cas-
cada de tipo MASH. Se aporta una nueva perspectiva de estos sistemas
basa´ndonos en los modelos propuestos con anterioridad. Con esta perspec-
tiva tambie´n se analizan los factores limitantes que surgen en la pra´ctica.
• Propuesta de una te´cnica para optimizar los ceros de la funcio´n de trans-
ferencia del ruido en una arquitectura de tipo MASH. La te´cnica se valida
a trave´s de simulaciones de comportamiento.
• Extensio´n de la arquitectura de convertidor analo´gico-digital basado en os-
cilador controlado por tensio´n con modulacio´n previa por ancho de pulsos
a arquitecturas de tipo MASH. Se muestra co´mo se implementa la etapa de
conexio´n entre etapas y cua´l es el rendimiento esperado con simulaciones
de comportamiento.
Las contribuciones del Cap´ıtulo 6 son las siguientes:
• Un convertidor analo´gico-digital basado en oscilador controlado por tensio´n
con modulacio´n previa por ancho de pulsos se implementa en un proceso
CMOS de 40 nm. Las medidas realizadas muestran una relacio´n sen˜al-
(ruido-distorsio´n) de 35.6 dB para una sen˜al sinusoidal de entrada de -20
dBFS considerando un ancho de banda de 20 MHz. Esto supone un rango
dina´mico teo´rico de 56 dB. La potencia consumida es 2.15 mW con una
tensio´n de alimentacio´n igual a 1.1 V.
• La resolucio´n medida es menor a la que se esperaba desde un punto de vista
ideal debido al oscilador controlado por tensio´n, ya que no es capaz de oscilar
correctamente y mantener la coherencia de fase ante sen˜ales con pulsos
digitales estrechos. Esto ocurre cuando la sen˜al de entrada del convertidor
esta´ pro´xima a valores del fondo de escala.
• Suponiendo una sen˜al-(ruido-distorsio´n) pico virtual equivalente a 56 dB
y comparando nuestra arquitectura con otros sistemas publicados, nuestro
disen˜o es ma´s simple, ocupa menos a´rea y consume una potencia equiva-
lente.
Finalmente, las contribuciones del Cap´ıtulo 7 son las siguientes:
• Un convertidor analo´gico-digital basado en un modulador por frecuencia de
pulsos de varios bits se implementa en un proceso CMOS de 40 nm. Las
medidas realizadas muestran una relacio´n sen˜al-(ruido-distorsio´n) pico de
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53 dB para una sen˜al sinusoidal de entrada de -6 dBFS considerando un
ancho de banda de 20 MHz. El rango dina´mico es igual a 58 dB. La potencia
consumida es 3.5 mW con una tensio´n de alimentacio´n igual a 1.1 V.
• Una nueva arquitectura lineal de transconductor con la sen˜al de entrada a
trave´s del sustrato de los transistores se implementa en la etapa de entrada
del convertidor. Las medidas realizadas muestran buenas propiedades de
linealidad para sen˜ales con gran amplitud.
• La resolucio´n del convertidor se reduce con respecto a la esperada debido a
feno´menos de metaestabilidad en los circuitos digitales.
• Comparando la arquitectura con otros sistemas publicados, nuestro disen˜o
consume menos potencia que la mayor parte de los disen˜os publicados y
ocupa un a´rea similar.
L´ıneas de investigacio´n futuras
A continuacio´n se muestran algunas sugerencias para la continuacio´n del trabajo
presentado en este documento:
• Un modelo de orden gene´rico de un convertidor analo´gico-digital basado en
oscilador controlado por tensio´n en lazo abierto se propone en el Cap´ıtulo
3. El problema de este sistema es que para disen˜os con orden mayor que
uno, el filtro resultante no es implementable en un convertidor. Una l´ınea
de investigacio´n futura consistir´ıa en la propuesta de los filtros digitales
necesarios para alcanzar sistemas de orden mayor que uno que pudieran
incluirse en la estructura de un convertidor analo´gico-digital.
• En el caso de la aproximacio´n al caso de segundo orden a trave´s de un
filtro FIR, se utiliza un filtro FIR compuesto de varias etapas ide´nticas que
retrasan el mismo tiempo. Un filtro FIR compuesto con etapas distintas
con respecto al tiempo retrasado puede derivar en nuevas arquitecturas dado
que la respuesta en frecuencia del filtro no ser´ıa perio´dica.
• Implementacio´n de arquitecturas paso-banda haciendo uso del filtro apropi-
ado.
• La arquitectura de tipo MASH basada en osciladores controlados por tensio´n
es robusta frente a las variaciones de ganancia del oscilador de la primera
etapa. Sin embargo, es muy sensible a las variaciones de ganancia del
oscilador de la segunda etapa. Ser´ıa muy interesante implementar una ar-
quitectura de tipo MASH immune frente a variaciones de ganancia en la
segunda etapa.
• Extensio´n de la teor´ıa de la modulacio´n por frecuencia de pulsos y su apli-
cacio´n al disen˜o de moduladores ∆Σ en tiempo continuo con osciladores
controlados por tensio´n. Usar la teor´ıa de la modulacio´n por frecuencia de
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pulsos nos permitir´ıa estudiar varios feno´menos que no podr´ıan ser estudi-
ados con el modelo convencional de integrador de fase, como es la relacio´n
entre los productos de intermodulacio´n a la salida del sistema, la estabilidad
del sistema o la optimizacio´n de los para´metros de oscilacio´n.
• La implementacio´n de chips experimentales con las nuevas arquitecturas
propuestas en el Cap´ıtulo 3 ayudar´ıan a validar las conclusiones que se
obtuvieron desde un punto de vista teo´rico.
• El convertidor analo´gico-digital basado en oscilador controlado por tensio´n
con modulacio´n digital en la etapa de entrada deber´ıa ser redisen˜ado poniendo
atencio´n a la etapa de entrada de los osciladores controlados por tensio´n.
Esta etapa requiere de circuitos ma´s ra´pidos que reaccionen correctamente
a pulsos digitales estrechos.
• Un modulador por frecuencia de pulsos con integracio´n pasiva tanto en
la entrada como en la realimentacio´n se propuso desde un punto de vista
teo´rico. La implementacio´n de un chip experimental con esta arquitectura
ser´ıa interesante para comprobar su funcionamiento y medir la linealidad
del mismo.
• La resolucio´n del modulador por frecuencia de pulsos implementado en 40
nm esta´ limitada por feno´menos de metaestabilidad en los circuitos digi-
tales. Se recomienda un redisen˜o de la arquitectura aplicando te´cnicas para
mitigar este feno´meno. Adema´s, el comparador de la arquitectura consume
casi el 50% de la potencia total, por lo que un nuevo disen˜o de comparador
con menor consumo de potencia es altamente recomendable.
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In this appendix we will summarize the mathematical derivation of the equations
that describe the pulse frequency modulated signals p(t) of Fig. 3.13 and d(t) of
Fig. 3.2. The derivation of signal p(t) was firstly published in [71] and, later on,
it was expanded to signal d(t) in [77]. Here, we will follow the same procedure,
but applying it to the output of a VCO.
Signal p(t) is a train of fixed-length pulses (we will suppose that the amplitude
of the pulses is equal to 1), with length equal to Td and rising edges placed at
time instants tk:
h(t) =
∞∑
k=−∞
u(t− tk)− u(t− tk − Td), (1)
where time instants tk correspond to the instants at which the phase of the VCO
(ϕ(t)) is multiple of 2pi (we only consider the rising edges).
The oscillation frequency of the VCO is defined as follows:
fosc(t) = fo +KVCO · x(t). (2)
If we suppose that the input signal is a sinusoidal wave of the form:
x(t) = A · cos (ωxt) , (3)
the output phase of the VCO will be represented as:
ϕ(t) =
∫ t
0
(fo +KVCOx(τ))dτ = fot+
A ·KVCO
ωx
sin(ωxt). (4)
Then, we will be able to calculate the instants tk if we solve the following equation:
fotk +
A ·KVCO
ωx
sin(ωxtk)) = 2pin n = 0, 1, 2... (5)
Unfortunately, (5) is not an equation with intuitive solution.
We will define a new variable time called t’:
t′ = t+
A ·KVCO
ωxfo
sin(ωxt)). (6)
This new variable will be substituted in (1). Then, using Parseval relation [116],
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we will get:
p(t) =
1
2pij
∞∑
q=−∞
1
q
(ejqωot
′ − ejqωo(t′−Td)). (7)
If we combine (6) and (7), the resulting expression will be the following:
p(t) =
1
2pij
∞∑
q=−∞
1
q
ejqωot(ejq
AKVCO
fx
sin(ωxt) − ejqAKVCOfx sin(ωx(t−Td)) · e−jqωoTd), (8)
where j =
√−1. If we make use of the property of Bessel functions shown in (9),
apply it to (8) and operate, the result will be (3.21).
ejZsinθ =
∞∑
r=−∞
Jr(Z)e
jrθ (9)
Finally, d(t) will be the limit of p(t) when Td tends to zero and the amplitude
of the pulses tends to infinity (with the goal of keeping the power of the pulses).
If we calculate properly this limit, we will get (3.3).
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